You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 262 Next »

Download PDF version of this document.


Table of Contents

Overview

Trenz Electronic TE0728 is an automotive-grade FPGA module integrating an Automotive Xilinx  Zynq-7 FPGA, two 100 Mbit Ethernet transceivers (PHY) , 512 MByte DDR3L SDRAM, 16 MByte Flash memory for configuration and operation, and powerful switching-mode power supplies for all on-board voltages. Numerous configurable I/Os are provided via rugged high-speed strips. 

Within the complete module only Automotive components are installed.

All this in a compact 6 x 6 cm form factor, at the most competitive price.

Refer to http://trenz.org/te0728-info for the current online version of this manual and other available documentation.

Key Features

    • Xilinx XA7Z020-1CLG484Q (Automotive)
    • Rugged for shock and high vibration
    • Dimensions: 6 x 6 cm
    • Temperature range: Automotive
    • Dual-Core ARM Cortex-A9 MPCore
    • 2 x 100 MBit Ethernet transceiver (PHY)
      DDR3L SDRAM, 16-bit-width
    • QSPI Flash memory (with XiP support)
    • Plug-on module with 3 x 80-pin Samtec Micro Tiger Eye(TM) high-speed connectors
    • 76 single ended I/O, 24 LVDS pairs (48 I/O) and 42 MIO available on board-to-board connectors
    • CAN transceiver (PHY)
    • 12 V power supply with watchdog
    • On-board high-efficiency DC-DC converters
    • System management and power sequencing
    • eFUSE bit-stream encryption
    • AES bit-stream encryption
    • Temperature compensated RTC (real-time clock)
    • Three user LEDs
    • Evenly-spread supply pins for good signal integrity

Depending on the customer design, additional cooling might be required.

Block Diagram

TE0728 block diagram

Main Components


draw.io

Diagram attachment access error: cannot display diagram

TE0728 main components


  1. DDR3 SDRAM, U1
  2. Xilinx Automotive XA7Z020-1CLG484Q ,U2
  3. 100 MBit Ethernet transceiver, U3
  4. 100 MBit Ethernet transceiver, U10
  5. User LED Green, D4
  6. Real Time Clock, Micro Crystal @32.768 MHz, U7
  7. Standard Clock Oscillators @ 25MHz, U5
  8. 64 Kbit I2C EEPROM, U11
  9. CAN Tranceiver, U16
  10. QSPI Nor Flash memory, U13
  11. Standard Clock Oscillators @ 50MHz, U14
  12. Low-Quiescent-Current Programmable Delay Supervisory Circuit, U15
  13. Low-Quiescent-Current Proggrammable Delay Supervisory Circuit, U12
  14. B2B connector , JM2
  15. B2B connector , JM3
  16. B2B connector  Samtec Micro Tiger Eye Connector  SEM-140-02-03, JM1

Initial Delivery State

Storage Device

Symbol

Content

Quad SPI Flash

U13

Not Programmed

EEPROMU11Not Programmed
Initial delivery state of programmable devices on the module

Control Signals

Boot Mode

Signal

FPGA BankPinB2BSignal StateBoot Mode

Boot_R

500

E4

J2-11

Low

QSPI

HighSD Card
Boot process.

Reset

Zynq-7020SoC  includes a reset that is driven by the reset system. Hardware resets are driven by the power-on reset signal (Reset) connected to carrier and the system reset signal (PS_SRST_B)  connected to VMIO, it means after power on the PS will be reset.

Signal

B2BI/ONote

Reset

J2-7InputComes from Carrier
RST_OUTJ2-9OutputPS_PROB_B
Reset process.

Signals, Interfaces and Pins

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

FPGA BankTypeB2B ConnectorI/O Signal CountVoltage LevelNotes
13HRJ148(24)VCCO_13variable from carrier
500HRJ143.3V
501HRJ237VMIO1variable from carrier
33HRJ3343.3V
35HRJ3203.3V
35HRJ2223.3V
General PL I/O to B2B connectors information

Ethernet PHY

Ethernet pins connections to Board to Board (B2B). Ethernet components ETH1 and ETH2 are connected to B2B connector J3.

SchematicETH1ETH2DirectionPullupNotes
CTREFJ3-57J3-25In
Magnetics center tap voltage
TD+J3-58J3-28Outon-boardTransfer
TD-J3-56J3-26Outon-board
RD+J3-52J3-22Inon-board
RD-J3-50J3-20Inon-board
LED1J3-55J3-23Outon-board
LED2J3-53J3-21Outon-board
LED3J3-51J3-19Outon-board
POWERDOWN/INTL21R20Inon-chip
RESET_NM15R16Inon-chipActive low PHY Reset
Ethernet PHY B2B connectors.

CAN PHY

CAN pins connections to Board to Board (B2B).

SchematicB2BMIO PinDirectionNotes
CANH/CANLJ1-2/J1-4-Inout/Inout
TX/RX
MIO8/MIO9Out/In
CAN B2B connectors.


JTAG Interface

JTAG access to the Xilinx XA7Z020 FPGA through B2B connector JM2.

JTAG Signal

B2B Pin

TMSJ2-12
TDIJ2-10
TDOJ2-8
TCKJ2-6
JTAG pins connection

MIO Pins

MIO PinSchematicB2BDirectionPullupNotes
MIO0MIO0-
EnableRTC interrupt
MIO1SPI_CS-OutEnableSPI Flash
MIO2-5SPI_DQ0..SPI_DQ3/M0...M3-InoutDisableSPI Flash
MIO6SPI_SCK/M4-OutDisableSPI Flash clock
MIO7LED RED-OutDisableLED
MIO8TX-OutDisableCAN Transceiver
MIO9RX-OutEnableCAN Transceiver
MIO10IO_0J1-7InoutEnableGPIO
MIO11IO_1J1-9InoutEnableGPIO
MIO12IO_2J1-11InoutEnableGPIO
MIO13IO_3J1-13InoutEnableGPIO
MIO14SCL-InoutEnableI2C
MIO15SDA-InoutEnableI2C
MIO16
J2-17InoutEnableGPIO
MIO17
J2-18InoutEnableGPIO
MIO18
J2-27InoutEnableGPIO
MIO19
J2-23InoutEnableGPIO
MIO20
J2-28InoutEnableGPIO
MIO21
J2-22InoutEnableGPIO
MIO22
J2-26InoutEnableGPIO
MIO23
J2-20InoutEnableGPIO
MIO24
J2-24InoutEnableGPIO
MIO25
J2-21InoutEnableGPIO
MIO26
J2-25InoutEnableGPIO
MIO27
J2-19InoutEnableGPIO
MIO28Tx_clkJ2-51OutEnableETH
MIO29Txd0J2-44OutEnableETH
MIO30Txd1J2-49OutEnableETH
MIO31Txd2J2-43OutEnableETH
MIO32Txd3J2-42OutEnableETH
MIO33Tx_ctlJ2-46OutEnableETH
MIO34Rx_clkJ2-48InEnableETH
MIO35Rxd0J2-47InEnableETH
MIO36Rxd1J2-41InEnableETH
MIO37Rxd2J2-52InEnableETH
MIO38Rxd3J2-45InEnableETH
MIO39Rx_ctlJ2-50InEnableETH
MIO40CLKJ2-34InoutDisableSD on carrier
MIO41CmdJ2-29InoutDisableSD on carrier
MIO42Data0J2-37InoutDisableSD on carrier
MIO43Data1J2-40InoutDisableSD on carrier
MIO44Data2J2-32InoutDisableSD on carrier
MIO45Data3J2-31InoutDisableSD on carrier
MIO46wpJ2-35InEnableSD on carrier
MIO47cdJ2-33InEnableSD on carrier
MIO48MIO48J2-30OutEnableLED Red on Carrier
MIO49MIO49J2-38OutEnableLED Yellow on Carrier
MIO50MIO50J2-36OutEnableLED Green on Carrier
MIO51MIO51J2-39InoutDisableGPIO
MIO52UART_TxdJ2-15OutEnableUART transfer
MIO53UART_RxdJ2-16InEnableUART receive
MIOs pins


On-board Peripherals

Chip/InterfaceProductNotes
SPI FlashU1316 MByte Flash
EEPROMU1164 Kbit EEPROM
RTCU7Real Time Clock
DDR3 SDRAMU1Volatile Memory
EthernetU3, U10Two 100 Mbit Ethernet
CAN TransceiverU16
User LEDD4Green LED
On board peripherals

Quad SPI Flash Memory

On-board QSPI flash memory is used to store initial FPGA configuration. Datasheet is provided in Texas Instruments. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency.

Quad SPI Flash (U7) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500.


MIO PinSchematicPinNotes
MIO1SPI_CSU13-A1
MIO2SPI_DQ0/M0U13-A2
MIO3SPI_DQ1/M1U13-F6
MIO4SPI_DQ2/M2U13-E4
MIO5SPI_DQ3/M3U13-A3
MIO6SPI_SCK/M4U13-A4
Quad SPI interface MIOs and pins

RTC 

The RTC has an I2C Bus (2-wire SerialInterface) and offers temperature compensated time. The STC-Smart Temperature Compensation is calibrated in the factory and leads to a very high time-accuracy.

RTC intruppt is connected to MIO0 connected to Bank 500 through pin G6.

MIO PinSchematicPinNotes
MIO15SDAU7-5On-board RTC, and EEPROM
MIO14SCLU7-4On-board RTC, and EEPROM
I2C interface MIOs and pins

I2C DeviceI2C AddressICNotes
RTC0x68U7
EEPROM0X51U11
I2C Address


EEPROM

The Microchip Technology Inc. 24xx64 is a 64 Kbit Electrically Erasable PROM. The device is organized as a single block of 8K x 8-bit memory with a 2-wire serial interface. The 24xx64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512 Kbits address space.

MIO PinSchematicPinNotes
MIO15SDAU11-3On-board RTC, and EEPROM
MIO14SCLU11-1On-board RTC, and EEPROM
I2C EEPROM interface MIOs and pins

LEDs

SchematicColorConnected toActive LevelIO Standard
D9GreenDONELownot applicable
D8REDMIO7Highnot applicable
D4GreenBank 33 - V18HighLVCMOS33
On-board LEDs

DDR3 SDRAM

The TE0728 SoM has two volatile DDR3 SDRAM IC for storing user application code and data.

Ethernet

There are two 100 MBit Extreme Temperature Ethernet provided by Texas Instrument on the board. Datasheet is provided at TI website. Both PHY's are connected with all I/O Pins to FPGA Bank 34 (VCCIO = 3.3V). PHY Clock 25 MHz source is provided from MEMS Oscillator. There is no sharing of signals for the two PHY's.

PUDC pin is connected with pull-up to 3.3V those pre-configuration pull-ups are disabled by default. Strapping resistor exist to change the PUDC mode.

SchematicETH1ETH2PullupNotes
CTREFJ3-57J3-25
Magnetics center tap voltage
TD+J3-58J3-28on-board
TD-J3-56J3-26on-board
RD+J3-52J3-22on-board
RD-J3-50J3-20on-board
LED1J3-55J3-23on-board
LED2J3-53J3-21on-board
LED3J3-51J3-19on-board
POWERDOWN/INTL21R20on-chip
RESET_NM15R16on-chipActive low PHY Reset
Ethernet PHY to Zynq SoC connections

CAN Transceiver

Controller Area Network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x 3.3-V DSPs with CAN controllers. The datasheet is available in TI website. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps. 


MIO PinSchematicPinNotes
MIO8DU16-1Driver Input
MIO9RU16-4Reciever Output
CAN Tranciever interface MIOs


Clock Sources

ICDescriptionFrequencyUsed as
U14MEMS Oscillator50 MHzPS PLL clock
U5MEMS Oscillator25 MHzEthernet PHY Clock
U7RTC (internal oscillator)32.768 KHzUsed by RTC, CLKOUT of RTC not connected
Osillators

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 3.5 A for system startup is recommended.

Power Consumption

Power Input PinTypical Current
VINTBD*
Power Consumption

* TBD - To Be Determined

Power on Sequence

The PS and PL power supplies are fully independent. The recommended power-on sequence is VCCPINT, VCCPAUX and VCCPLL together, then the PS VCCO supplies (VCCO_MIO0, VCCO_MIO1, and VCCO_DDR) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. 

draw.io

Diagram attachment access error: cannot display diagram

Power On Sequence

Power Distribution Dependencies

Power Dependencies


Voltage Monitor Circuit

The microprocessor supervisory circuits monitor system voltages asserting an open-drain RESET signal when the SENSE voltage drops below a preset threshold or when the manual reset (MR) pin drops to a logic low. The RESET output remains low for the user adjustable delay time after the SENSE voltage and MR return above their thresholds. Datasheet is available in Texas Instruments website.

When the U8 and U9 generates PWRGD signal, it turns on the U4 which generates PWRGD_3.3V, it turns on the U6 and it generates PWROK signal which is connected to MR. Whenever the supply voltage for U12 drops down below the threshold it resets the system. Actually it resets the system when all regulators are working.

Power Rails

B2B Name

B2B

JM1 Pin

B2B

JM2 Pin

B2B

JM3 Pin

DirectionNotes
VIN1,3--InputSupply voltage from carrier board.
VCCO_1339--I/O
VBATT-1-OutputRTC Supply voltage
3.3V192, 425,57OutputInternal 3.3V voltage level.

1.8V

-5-OutputInternal 1.8V voltage level.
Module power rails.

Bank Voltages

Bank          

Schematic Name

Voltage

HR I/O BankNotes
500VCCO_MIO0_5003.3VSupported
501

VCCO_MIO1_500

Variable

502VCCO_DDR_5021.5VSupported
13 HRVCCO_13 VariableSupportedSupplied by the carrier board. J1
33 HR3.3V3.3VSupportedSupplied by carrier board. J3
34 HR3.3V3.3VSupported


35 HR3.3V3.3VSupported

Supplied by the carrier board. J2, J3

Zynq SoC bank voltages.

Board to Board Connectors

Unable to render {include} The included page could not be found.

6 x 6 modules use two or three Samtec Micro Tiger Eye Connector on the bottom side.

  • 3 x REF-189018-01 (compatible to SEM-140-02-03.0-H-D-A), (80 pins, "40" per row)

Technical Specifications

Absolute Maximum Ratings

Processing System(PS)

SymbolsDescriptionMinMaxUnit
VCCPINTPS internal logic supply voltage-0.51.1V
VCCPAUXPS auxiliary supply voltage-0.52.0V
VCCPLLPS PLL supply-0.52.0V
VCCO_DDRPS DDR I/O supply voltage-0.52.0V
VPREFPS input reference voltage-0.52.0V
VCCO_MIO0PS MIO I/O supply voltage for HR I/O banks-0.53.6V
VCCO_MIO1PS MIO I/O supply voltage for HR I/O banks1.713.45V
PS absolute maximum ratings


Programmable Logic(PL)

SymbolsDescriptionMinMaxUnit
VCCINTPL internal logic supply voltage-0.51.1V
VCCPAUXPL auxiliary supply voltage-0.52.0V
VCCPLLPL PLL supply-0.51.1V
VPREFPL input reference voltage-0.52.0V
VCCOPL supply voltage for HR I/O banks-0.53.6V
VINI/O input voltage for HR I/O banks1.713.45V
PL absolute maximum ratings

Recommended Operating Conditions

ParameterMinMaxUnitsReference Document
VIN supply voltage3.560VTPS54260-Q1 datasheets.
Supply voltage for PS MIO banks1.713.465VSee Xilinx DS187 datasheet.
I/O input voltage for PS MIO banks-0.2VCCO_MIO + 0.20VSee Xilinx DS187 datasheet.
Supply voltage for PS DDR1.141.89VSee Xilinx DS187 datasheet.
I/O input voltage for PS DDR-0.20VCCO_DDR + 0.20VSee Xilinx DS187 datasheet.
Supply voltage for HR I/Os banks1.143.465VSee Xilinx DS187 datasheet.
I/O input voltage for HR I/O banks-0.20VCCIO + 0.20VSee Xilinx DS187 datasheet.
Storage Temperature-45+125°CSee Xilinx DS187 datasheet.
Recommended operating conditions

Temprature range: -40°C to +85°C.

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Physical Dimensions

  • Module size: 60 mm × 60 mm.  Please download the assembly diagram for exact numbers.

  • Mating height with standard connectors: 7 mm.

  • PCB thickness: 1.6 mm.

draw.io

Diagram attachment access error: cannot display diagram

Physical Dimension

Variants Currently In Production

Trenz shop TE0728 overview page
English pageGerman page
Trenz Electronic Shop Overview

Revision History

Hardware Revision History

DateRevisionNotePCNDocumentation Link
-01Prototypes--





Hardware Revision History

Hardware revision number is printed on the PCB board next to the module model number separated by the dash.

Document Change History

DateRevisionContributorDescription

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy244.$Proxy3578#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy244.$Proxy3578#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy244.$Proxy3578#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

  • change list

--

all

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy244.$Proxy3578#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]

  • --
Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.


Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.proxy244.$Proxy3578#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.ConfluenceUser, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]









  • No labels