...
Scroll Title |
---|
anchor | Figure_OV_BD |
---|
title | TE0728 block diagram |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | true |
---|
viewerToolbar | true |
---|
| |
---|
fitWindow | false |
---|
diagramDisplayName | |
---|
lbox | true |
---|
revision | 8 |
---|
diagramName | TE0728_OV_BD |
---|
simpleViewer | false |
---|
width | |
---|
links | auto |
---|
tbstyle | hidden |
---|
diagramWidth | 641 |
---|
|
ll |
Scroll Only |
---|
|
|
Main Components
...
Scroll Title |
---|
anchor | Figure_OV_MC |
---|
title | TE0728 main components |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
| |
---|
fitWindow | false |
---|
diagramDisplayName | |
---|
lbox | false |
---|
revision | 38 |
---|
diagramName | TE0728_MC2 |
---|
simpleViewer | true |
---|
width | 600 |
---|
links | auto |
---|
tbstyle | hidden |
---|
diagramWidth | 1173 |
---|
|
|
Scroll Only |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
|
|
|
- 512 MByte DDR3 SDRAM, Cypress DDR3 Memory, U1
- Xilinx Automotive XA7Z020-1CLG484Q ,U2
- 100 MBit Ethernet transceiver DP83848transceiver, U3
- 3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U4
- Standard Clock Oscillators @ 25MHz 3.3V, SiTime SiT1618AA, U5
- 1.5 A Low Dropout Linear Regulator, Texas Instruments, TPS74801-Q1, U6
- Real Time Clock, Micro Crystal @32.768 MHz, 3.3V, RV-3029-C3, U7
- 3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U8
- 3.5V to 60V step-down converter, Texas Instruments TPS54260-Q1, U9
- 100 MBit Ethernet transceiver DP83848MPHPEPtransceiver, U10
- 64 Kbit I2C EEPROM, 24LC64, U11
- Low-Quiescent-Current Proggrammable Delay Supervisory Circuit, Texas Instruments TPS3808G01-Q1, U12
- 16 MByte QSPI Nor Flash memory, Cypress S25FL127, U13
- Standard Clock Oscillators @ 50MHz 3.3V, SiTime SiT8918AA, U14
- Low-Quiescent-Current Priggrammable Delay Supervisory Circuit, Texas Instruments TPS3808G01-Q1, U15
- CAN Tranceiver, Texas Instruments SN65HVD230Q1, U16
- B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM2
- B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM3
- B2B connector Samtec Micro Tiger Eye Connector SEM-140-02-03, JM1
- User LED Green
...
Scroll Title |
---|
anchor | Table_OV_IDS |
---|
title | Initial delivery state of programmable devices on the module |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Storage device name | Symbol | Content |
---|
Quad SPI Flash | U13 | Empty | 24xx64
|
Control Signals
Page properties |
---|
|
- Overview of Boot Mode, Reset, Enables,
|
...
Scroll Title |
---|
anchor | Table_SIP_B2B |
---|
title | General PL I/O to B2B connectors information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
FPGA Bank | B2B Connector | I/O Signal Count | Voltage Level | Notes |
---|
13 | JM1 | 48(24) | VCCO_1313 | variable from carrier | 500 | JM1 | 4 | 3.3V |
| 501 | J2 | 37 | VMIO1 | variable from carrier | 33 | JM3 | 34 | 3.3V |
| 35 | JM3 | 20 | 3.3V |
| 35 | JM2 | 22 | 3.3V | 501 | JM2 | 38 | VMIO1 | MIO1 VREF is connected to resistor divider to support HSTL18 |
|
|
JTAG Interface
JTAG access to the Xilinx XA7Z020 FPGA through B2B connector JM2.
...
Scroll Title |
---|
anchor | Figure_PWR_PS |
---|
title | Power On Sequence |
---|
|
Scroll Ignore |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
| draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
| |
---|
fitWindow | false |
---|
diagramDisplayName | |
---|
lbox | false |
---|
revision | 2 |
---|
diagramName | Figure_PWR_PS |
---|
simpleViewer | false |
---|
width | 400 | |
---|
links | auto |
---|
tbstyle | hidden |
---|
diagramWidth | 610 |
---|
|
|
Scroll Only |
---|
scroll-pdf | true |
---|
scroll-office | true |
---|
scroll-chm | true |
---|
scroll-docbook | true |
---|
scroll-eclipsehelp | true |
---|
scroll-epub | true |
---|
scroll-html | true |
---|
| Image Modified |
|
Power Distribution Dependencies
Scroll Title |
---|
anchor | Figure_PWR_PD |
---|
title | Power Dependencies |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
| |
---|
fitWindow | false |
---|
diagramDisplayName | |
---|
lbox | false |
---|
revision | 1 |
---|
diagramName | TE7028_PWR_PD |
---|
simpleViewer | false |
---|
width | 400 | |
---|
links | auto |
---|
tbstyle | hidden |
---|
diagramWidth | 601 |
---|
|
|
Scroll Only |
---|
Image Modified |
|
The PS and PL power supplies are fully independent. PS power supplies (VCCPINT, VCCPAUX, VCCPLL, VCCO_DDR, VCCO_MIO0, and VCCO_MIO1) can be powered before or after any PL power supplies. The PS and PL power regions are isolated to prevent damage. The recommended power-on sequence is VCCPINT, then VCCPAUX and VCCPLL together, then the PS VCCO supplies (VCCO_MIO0, VCCO_MIO1, and VCCO_DDR) to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The PS_POR_B input is required to be asserted to GND during the power-on sequence until VCCPINT, VCCPAUX and VCCO_MIO0 have reached minimum operating levels to ensure PS eFUSE integrity.
...
Scroll Title |
---|
anchor | Table_PWR_BV |
---|
title | Zynq SoC bank voltages. |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
| Schematic Name | | Notes |
---|
500 | VCCO_MIO0_500 | 3.3V |
| 501 | VCCO_MIO1_500 | 3.3VVariable |
| 502 | VCCO_DDR_502 | 1.5V |
| 13 HR | VCCO_13 | 3.3V Variable | Supplied by the carrier board. JM1 | 33 HR | VCCO_333.3V | 3.3V | Supplied by carrier board. JM3 | 34 HR | VCCO_34VCCO_353.3V | 3.3V | Supplied by the carrier board. JM2,JM3 |
|
Board to Board Connectors
Include Page |
---|
| PD:6 x 6 SoM LSHM B2B Connectors |
---|
| PD:6 x 6 SoM LSHM B2B Connectors |
---|
|
6 x 6 modules use two or three Samtec Micro Tiger Eye Connector on the bottom side.
...