Versions Compared

Old Version 15

changes.mady.by.user John Hartfiel

Saved on

compared with

New Version 16

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
HTML
<!--
Template Revision 1.26
 -->

Scroll Only (inline)
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware

Scroll pdf ignore

Table of contents

Table of Contents
outlinetrue

...

Firmware for PCB-Master CPLD with designator U17. First CPLD Device in Chain: LCMX02-1200HC

Feature Summary

  • FMC VADJ Power
  • RESET/Enable Management
  • LED

Firmware Revision and supported PCB Revision

See Document Change History

Product Specification

Port Description

Schematic /Souce Code NameDirectionPinDescriptionPCB REV2 Exception
C_T1 24/ currently_not_usedNC
C_T2 26/ currently_not_usedNC
C_T3 25/ currently_not_usedNC
C_TCK         131JTAG J28 (XMOD2) / internal currently_not_used
 
C_TDI         136JTAG J28 (XMOD2) / internal currently_not_used 
C_TDO1        137JTAG J28 (XMOD2) / internal currently_not_used 
C_TMS         130JTAG J28 (XMOD2) / internal currently_not_used 
CAN_FAULT    in106CAN / currently_not_used 
CAN_RX       in107CAN / currently_not_used 
CAN_S        out105CAN / currently_not_used 
CAN_TX       out104CAN / currently_not_used 
CLK_125MHZ / PHY_CLKin70/ currently_not_used 
CON_NTRST     117/ currently_not_used 
CON_RTCK / JTAG_RTCK    out125JTAG, Connector J30 
CON_SRST / JTAG_SRSTin127JTAG, Connector J30 
CON_TCK / JTAG_TCKin122JTAG, Connector J30 
CON_TDI / JTAG_TDIin119JTAG, Connector J30 
CON_TDO / JTAG_TDOout126JTAG, Connector J30 
CON_TMS / JTAG_TMSin121JTAG, Connector J30 
DIR_T1 23/ currently_not_usedNC
DIR_T2 28/ currently_not_usedNC
DIR_T3 27/ currently_not_usedNC
DP_AUX_DE   / DP_DE out92Display Port 
DP_AUX_RX   / DP_RXin91Display Port 
DP_AUX_TX    / DP_TXout93Display Port 
DP_EN        out77Display Port 
DP_TX_HPD  /DP_HDP in94Display Port 
ETH_RST      out62Ethernet 
EX_IO1        112PMOD / currently_not_used 
EX_IO2        113PMOD / currently_not_used 
EX_IO3        114PMOD / currently_not_used 
EX_IO4        115PMOD / currently_not_used 
F2_EN         19FAN J35 / currently_not_usedNC
F2PWM         20FAN J35 / currently_not_usedNC
F2SENSE       21FAN J35 / currently_not_usedNC
FMC_CLK_DIR  in73FMC 
FMC_TCK      out95FMC 
FMC_TDI      out96FMC 
FMC_TDO      in97FMC 
FMC_TMS      out98FMC 
FMC_VID0     out139FMC VADJ Power Selection 
FMC_VID1     out140FMC VADJ Power Selection 
FMC_VID2     out141FMC VADJ Power Selection 
GND 84REV03 unconnected / currently_not_usedUSB_TRST, other USB HUB
HDIO_SC10 / SC10 inout60FPGA / DP_RX or 'Z' 
HDIO_SC11 / SC11  in59FPGA / DP_DE 
HDIO_SC12 / SC12out58FPGA / DP_HPD 
HDIO_SC13 / SC13out57FPGA / RGPIO TX 
HDIO_SC14 / SC14  in56FPGA / RGPIO RX 
HDIO_SC15 / SC15in55FPGA / RGPIO CLK 
HDIO_SC16     54FPGA /  currently_not_used 
HDIO_SC17     52FPGA /  currently_not_used 
HDIO_SC18 / SC18in68FPGA / currently_not_used 
HDIO_SC19 / SC19in69FPGA /  currently_not_used 
I2C_RST      out61I2C 
JTAGENB       120external Pin for CPLD Firmware Update  
LED_1A / JLED1out109USB3.0 LED Jellow 
LED_2A / JLED2Aout111USB3.0 LED Green/Orange 
LED_2B / JLED2Bout110USB3.0 LED Green/Orange 
MIO26        in41MIO / currently_not_used 
MIO27        in40MIO / currently_not_used 
MIO28        in39MIO / currently_not_used 
MIO29        in38MIO / currently_not_used 
OCLK_EN  / OSC_EN   out74Programmable Oscillator U45 
PHY_CONFIG   out65ETH PHY 
PHY_LED0     in67ETH PHY 
PHY_LED1     in86ETH PHY 
PHY_LED2     in85ETH PHY 
SC_CLK0 / CLK0    in76/ currently_not_usedSC_CLK_P
SC_CLK1 / CLK1    in75/ currently_not_usedSC_CLK_N
SC_IO0 / X0in50Master-Slave SC-Communication / Power Reset 
SC_IO1 / X1      in49Master-Slave SC-Communication / Power Reset 
SC_IO2 / X2in48Master-Slave SC-Communication / currently_not_used 
SC_IO3 / X3in47Master-Slave SC-Communication / currently_not_used 
SC_IO4  / X4    out45Master-Slave SC-Communication / currently_not_used 
SC_IO5 / X5     out44Master-Slave SC-Communication / currently_not_used 
SC_IO6 / X6out43Master-Slave SC-Communication / Sanity check to other CPLD (FMC VADJ Enable) 
SC_IO7 / X7out42Master-Slave SC-Communication / Sanity check to other CPLD (FMC VADJ Enable) 
SC_IO8        22Master-Slave SC-Communication / currently_not_usedNC
SC_SCL  / SCL    in14I2C Mux U27 / currently_not_used 
SC_SDA / SDA      in13I2C Mux U27 / currently_not_used 
SC2_SW3 / SW3    in6DIP-Switch S5-3 
SC2_SW4 / SW4    in5DIP-Switch S5-4 
SD_WP        in100MMC SD / currently_not_used 
SFP_LED1 / SFP_LED0out81SFP 
SFP_LED2 / SFP_LED1out82SFP 
SFP_LED3 / SFP_LED2out78SFP 
SFP_LED4 / SFP_LED3out83SFP 
SFP1_LOS      32SFP / currently_not_usedNC, controlled by FPGA
SFP1_TX_DIS  out33SFPNC, controlled by FPGA
SFP2_LOS      35SFP / currently_not_usedNC, controlled by FPGA
SFP2_TX_DIS  out34SFPNC, controlled by FPGA
STAT_LED0 / LED0 99LED D4 Green  
STAT_LED1 / LED1 128LED D1 Red  
USB0_RST / USB_RST   out71USB (U9) PHY ResetUSB PHY and HUB Reset
USBH_LED_G3   11USB Hub (U4) / currently_not_usedNC, other USB HUB
USBH_LED_G4   12USB Hub (U4) / currently_not_usedNC, other USB HUB
USBH_LED_SS1  9USB Hub (U4) / currently_not_usedNC, other USB HUB
USBH_LED_SS2 / dummyout133USB Hub (U4) Dummy Signal / currently_not_usedNC, other USB HUB
USBH_LED_SS3  132USB Hub (U4) / currently_not_usedNC, other USB HUB
USBH_LED_SS4  138USB Hub (U4) / currently_not_usedNC, other USB HUB
USBH_MODE0   out142USB Hub (U4)NC, other USB HUB
USBH_MODE1   out143USB Hub (U4)NC, other USB HUB
USBH_RST     out10USB Hub (U4)NC, other USB HUB
XMOD1_A       3J28 (XMOD 2) / currently_not_used 
XMOD1_B       2J28 (XMOD 2) / currently_not_used 
XMOD1_E   /XMOD_E out4J28 (XMOD 2 LED) 
XMOD1_G / XMOD_G  in1J28 (XMOD 2 Button) 

 

Functional Description

JTAG

JTAGENB set carrier board CPLD into the chain for firmware update. For Update set DIP S4-3 to ON.

Connector J30 JTAG is not used and looped back.

Power

FMC VADJ is 1.8V if S5-4 is ON else 1.2V.

Reset

Main Reset is send by Slave CPLD via X0, X1 Pins.

...

ETH Reset is  Main Reset  or inv. RGPIO Bus Pin 3 (if active).

Enable

FMC VADJ Enable is set from Slave CPLD via Saity Check (X6, X7).

...

Oscillator U45 is enabled

USB

USB Hub Device Operation Mode (USBH_MODEx Pins) are set to internal ROM configuration. Can be controlled by RGPIO Bus Pin 4 and 5.

ETH

PHY Address is 1.

Display Port

SC10 is controlled by DP_RX when SC11 is zero else high impedance state. DP_TX controlled by SC10 and DP_DE controlled by SC11.SC12 is controlled by DP_HPD.

CAN

CAN is not used.

RGPIO

RGPIO Pin to FPGAValue
0SW3
1SW4
2SD_WP
3XMOD_G
4MIO26
5MIO27
6MIO28
7MIO29
8CAN_FAULT
9PHY_LED0
10PHY_LED1
11PHY_LED2
12FMC_TDO
13FMC_CLKDIR
14JTAG_TRST
15JTAG_SRST
16JTAG_TCK
17JTAG_TDI
18JTAG_TMS
19DP_HPD
20SDA
21SCL
22-23unused zero
24-27reserved
28-31Interface detection
RGPIO Pin from FPGAValue
0not USB_RST
1not USBH_RST
2not I2C_RST
3not ETH_RST
4not USBH_MODE0
5not USBH_MODE1
6LED0
7LED1
8SFP_LED0
9SFP_LED1
10SFP_LED2
11SFP_LED3
12JLED1
13JLED2A
14JLED2B
15-23unused
24-27reserved
28-31Interface detection

 

LED

NameDescription
LED0 D4 GreenRGPIO (6) when active else USB HUB RSTN
LED1 D1 RedRGPIO (7) when active else Main Reset from Slave CPLD
SFP_LED0 RedRGPIO (8) when active else blinking when PCB power is on and reset Button is pressed else off
SFP_LED1 GreenRGPIO (9) when active else blinking when PCB power is on and reset Button is pressed else off
SFP_LED2 RedRGPIO (10) when active else blinking when PCB power is on and reset Button is pressed else off
SFP_LED3 GreenRGPIO (11) when active else blinking when PCB power is on and reset Button is pressed else off
JLED1 YellowRGPIO (12) when active else blinking when PCB power is on and reset Button is pressed else not PHY_LED0 when X1 is zero else off
JLED2A GreenRGPIO (13) when active else blinking when PCB power is on and reset Button is pressed else not PHY_LED1 when X1 is zero else on
JLED2B OrangeRGPIO (14) when active else blinking when PCB power is on and reset Button is pressed else off
XMOD_E RedBlinking when Main Power Reset else off

*Blinking: ~1,5Hz

Appx. A: Change History

...

Revision Changes

Older Revision (PCB REV03) to CPLD REV04

...

  • Add all functionality from older Revision (PCB REV03)

Document Change History

To get content of older revision  got to "Change History"  of this page and select older document revision number.

HTML
<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
  -->
DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-datemodified-datedateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.

 

REV04(REV02 Special Firmware!), REV03,REV04

Page info
modified-usersuser
modified-usersuser

document style update

 

2017-03-10v.15REV04(REV02 Special Firmware!), REV03,REV04John HartfielRevision 04 finished

 

2016-12-14

v.1

--- 

Page info
created-user
created-user

Initial release
 All  

Page info
modified-users
modified-users

 

Appx. B: Legal Notices

Include Page
IN:Legal Notices
IN:Legal Notices

...