Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_BD
titleTEB0835 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision15
diagramNameTEB0835_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


...

Scroll Title
anchorTable_OV_BP
titleBoot process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE Signal State

|Boot Mode
Scroll Title
anchorTable_OV_RST
titleReset process.
Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BI/ONote

RESETN

J17- 36InputConnected to Push Button, BTN1

Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:






MODE[0:3]

Boot ModePin LocationNote

0000

PS_JTAG

JTAGPSJTAG Interface
0001Quad SPI (24b)MIO0...12QSPI 24bit addressing
0010Quad SPI (32b)MIO0...12QSPI 32bit addressing
0011SD0 2.0MIO13...25SD 2.0
0100NANDMIO9...25Requires 8 bit data bus width
0101SD1 2.0MIO31...51SD 2.0
0110eMMCMIO13...22eMMC version 4.5 at 1.8 V
0111USB2.0MIO52...63Only USB2.0
1000PJTAGMIO26...29PJTAG Connection 0 0ption
1001PJTAGMIO12...15PJTAG Connection 1 0ption
1110SD1 LS 3.0MIO39...51SD 3.0 with complaint voltage level shifter




Bank 500
Scroll Title
anchorTable_SIPOV_B2BRST
titleGeneral PL I/O to B2B connectors informationReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA Bank

Signal

B2B
Connector
I/O
Signal Count
Voltage LevelNotes
Note

RESETN

J17- 36
12x Single Ended1.8VMIO14...25Bank 501J1720x Single Ended1.8VMIO26...51Bank 505J1718x Single Ended, 9x Differential pairs0.85VEXT_CLKIN_PSMGT, RX/TX0...3Bank 128J1718x Single Ended, 9x Differential pairs0.9VB128_CLK, RX/TX0...3Bank 129J1718x Single Ended, 9x Differential pairs0.9VB129_CLK, RX/TX0...3Bank 65J1824x Single Ended, 12x Differential pairs1.8VBank 88J1816x Single Ended, 8x Differential pairs3.3VHD_B88

JTAG Interface

JTAG access to the TEB0835 SoM through B2B connector JM2.

InputConnected to Push Button, BTN1


Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information
Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal
FPGA BankB2B Connector
TMSTDITDOTCKJTAG_EN

MIO Pins

...

hiddentrue
idComments

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

I/O Signal CountVoltage LevelNotes
Bank 500J1712x Single Ended1.8VMIO14...25
Bank 501J1720x Single Ended1.8VMIO26...51
Bank 505J1718x Single Ended, 9x Differential pairs0.85VEXT_CLKIN_PSMGT, RX/TX0...3
Bank 128J1718x Single Ended, 9x Differential pairs0.9VB128_CLK, RX/TX0...3
Bank 129J1718x Single Ended, 9x Differential pairs0.9VB129_CLK, RX/TX0...3
Bank 65J1824x Single Ended, 12x Differential pairs1.8V
Bank 88J1816x Single Ended, 8x Differential pairs3.3VHD_B88


JTAG Interface

JTAG access to the TEB0835 SoM through B2B connector J17.

Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

B2B Connector

TMSJ17-24
TDIJ17-20
TDOJ17-18
TCK

J17-22


Ethernet

Scroll Title
anchorTable_SIP_ETH
titleEthernet PHY to Zynq SoC connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































Micro USB2.0

Scroll Title
anchorTable_SIP_MUSB2
titleMicro USB2.0 Socket connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































SMA Connectors

Scroll Title
anchorTable_SIP_SMA
titleSMA Connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































UMCC Connectors

Scroll Title
anchorTable_SIP_UMCC
titleUMCC Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































UCE5 Connectors

Scroll Title
anchorTable_SIP_UEC5
titleUEC5 Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































UCC8 Connectors

Scroll Title
anchorTable_SIP_UCC8
titleUCC8 Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































PCIe Card

Scroll Title
anchorTable_SIP_PCIe
titlePCIe-x8-Kurz Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

U?? Pin Signal NameConnected toSignal DescriptionNote







































































MIO Pins

Page properties
hiddentrue
idComments

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

MIO PinConnected toB2BNotes
MIO12...14

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

J2QSPI



Scroll Title
anchorTable_SIP_MIOs
titleMIOs pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinConnected toB2BNotes
MIO0...12SPI FLash, U24-U25-Dual SPI FLash
MIO13LED Green, D1-3.3V_CPLD
MIO14...25FPGA Bank 500,U1J1PSMIO
MIO26...27FPGA Bank 501,U1J1PSMIO
MIO28...29CPLD, U31-

UART_TX, UART_RX

MIO30...31FPGA Bank 501, U1J1PSMIO
MIO32...33EEPROM,U23-I2C_SCL, I2C_SDA
MIO34...35FPGA Bank 501,U1J1PSMIO
MIO36Gigabit ETH, U20-ETH_RST
MIO37USB2.0, U11-USB_RST
MIO38...51FPGA Bank 501, U1J1PSMIO
MIO52...62USB2.0, U11-USB
MIO63...77Gigabit ETH, U20-ETH


...

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

...

anchorTable_SIP_MIOs
titleMIOs pins

...

Test Points

Page properties
hiddentrue
idComments

you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section.

Example:

Test PointSignalB2BNotes
10PWR_PL_OKJ2-120


...

Scroll Title
anchorTable_SIP_TPs
titleTest Points Information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Test PointSignalConnected toNotes

On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs
Page properties
hiddentrue
idComments

Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection

...

anchorTable_OBP
titleOn board peripherals
TP15VB2B, J17
TP2...3GNDGND
TP4ADC0_VCMB2B, J18
TP5ADC1_VCMB2B, J18
TP6USB_VBUSMicro USB2.0, J29
TP7UART0_RXB2B, J17
TP8UART0_TXB2B, J17
TP9ADC2_VCMB2B, J18
TP10ADC3_VCMB2B, J18
TP11ADC4_VCMB2B, J18
TP12ADC5_VCMB2B, J18
TP13ADC6_VCMB2B, J18
TP14ADC7_VCMB2B, J18


On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs


Page properties
hiddentrue
idComments

Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection

...

RTC

Notes

Scroll Title
anchorTable_OBP_RTC
titleI2C interface MIOs and pins
Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue
MIO PinSchematicU? Pin


I2C Address
Scroll Title
anchorTable_OBP_I2C_RTC
titleI2C Address for RTCOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO Pin
Chip/InterfaceDesignatorNotes
EEPROMU15
FTDIU12
LEDsD1...11
OscillatorsU16, U6
PLL Clock  GeneratorU5



EEPROM

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinSchematic
U??
U15 PinNotes










Scroll Title
anchorTable_OBP_I2C_EEPROM
titleI2C address for EEPROM

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinI2C AddressDesignatorNotes





...

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorColorConnected toActive LevelNote

...

Note
D1
Scroll Title
anchorTable_OBP_ETH
titleEthernet PHY to Zynq SoC connections
GreenPG_1.8VHigh
D2GreenPG_3.3VHigh
D3GreenPG_5VHigh
D6...11GreenB2B, J18High
Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue
U?? Pin Signal NameConnected toSignal Description