Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.


Scroll Ignore

Download PDF version of this document.

 


Scroll pdf ignore

Table of Contents

Table of Contents

...

The Si5338 can be programmed to change the output frequency of the FPGA clocks (the Ethernet clock must remain at 50 MHz). An I2C bus is connected between the FPGA (master) and clock generator (slave). Proper logic needs to be created in the FPGA to exercise the I2C bus with the correct data. See the reference design section for more information.


 
 CLK Output
FPGA Bank
FPGA Pin
IO Standard
Net Name
Default Frequency
REV 01, REV 02
Default Frequency
REV 03 and higher
Notes
CLK035K4/J4DIFF_SSTL15CLK0_P/NOff

100MHz LVDS18

NB! Since PCB REV02.
CLK1A--
CLK50M50 MHz

50MHz CMOS33

PHY chip RMII reference clock.

CLK1B34R4
CLK50M2Off

50MHz CMOS33

NB! Since PCB REV02.
CLK2216F6/E6AutoMGT_CLK0_P/N125 MHz

125MHz LVDS18

GTP transceiver clock.
CLK335H4/G4DIFF_SSTL15PLL_CLK_P/N50 MHz

50MHz LVDS18


Certain B2B connector pins are connected to the FPGA pins which are capable of handling clocking signals from the user’s PCB (baseboard). See schematics B2B page for additional information.

...

Date

Revision

Contributors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse



Page info
infoTypeModified by
typeFlat
showVersionsfalse

Updated Download link for this document

2022-12-22

v.31

  • Variants will changed to shop search
2020-07-03v.23John  Hartfiel
  • add power sequencing notes
2019-01-10v.22John  Hartfiel
  • Update document change history

  • Update system controller and power sequencing chapter
2017-12-15v.18John  Hartfiel
  • Update Board to Board (B2B) I/Os
2017-12-12v.15John  Hartfiel
  • Replace B2B connector section
  • Typo correction on Clocking section
2017-05-29v.13Jan Kumann
  • Variants table added.
  • Key Features section relocated.
2017-03-01v.7John Hartfiel
  • BUGFIX in the description of System Controller I/O section
  • Update Clocking Section
2017-01-26

v.3

Jan Kumann
  • New block diagram.
  • Few corrections.
2017-01-20
v.2


Jan Kumann

  • Revised version.
2013-12-02 v.1Antti Lukats
  • Work in progress.
--all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --

Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices