Page History

...

The Trenz Electronic TE0807 is an industrial-grade MPSoC SoM integrating a Xilinx an AMD Zynq UltraScale+ MPSoC, up to 8 GBytes of DDR4 SDRAM via 64bit 64 bit wide data bus, max. 512 MByte Flash memory for configuration and operation, 20 Gigabit transceivers and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os are provided via rugged high-speed stacking connections. All this in a compact 5.2 x 7.6 cm form factor, at the competitive price.

...

• MPSoC: ZYNQ UltraScale+ ZU7EV 900-pin package
• Memory
  - 64bit 64 bit DDR4, 8 GByte maximum
  - Dual SPI boot Flash in parallel, 512 MByte maximum
• User I/Os
  - 65 x PS MIOs, 48 x PL HD GPIOs,  156 x PL HP GPIOs (3 banks)
  - Serial transceivers: 4 x GTR + 16 x GTH
  - Transceiver clocks inputs and outputs
  - PLL clock generator inputs and outputs
• Si5345 - 10 output PLL
• All power supplies on board, single 3.3V power source required
  - 14 on-board DC-DC regulators and 13 LDOs
  - LP, FPLPD, FPD, PL separately controlled power domains
• Support for all boot modes (except NAND) and scenarios
• Support for any combination of PS connected peripherals
• Size: 52 x 76 mm, 3 mm mounting holes for skyline heat spreader
• B2B connectors: 4 x 160 pin

...

Main Components

1. AMD Xilinx ZYNQ UltraScale+ ZU7EV-1FBVB900 MPSoC, U1
2. EN63A0QI 12A MPQ8633B 20 A PowerSoC DC-DC converter, U4
3. TI TPS72018 LDO @1.8V, U6
4. TI TPS74401 LDO @0.9V, U14
5. TI TPS74401 LDO @1.2V, U28TI TPS72018 LDO @1.8V, U6
6. Clock, U5
7. Quarz Crystal @50.000MHz, Y1
8. Low-power programmable oscillator @ 25.000000 MHz (IN0 for U5), U25
9. TI TPS74801 LDO @1.8V, U10
10. TI TPS74801 LDO @0.9V, U8
11. 8 Gbit (512Mx16) DDR4-2400 SDRAM, U12
12. 8 Gbit (512Mx16) DDR4-2400 SDRAM, U9
13. 8 Gbit (512Mx16) DDR4-2400 SDRAM, U2
14. 8 Gbit (512Mx16) DDR4-2400 SDRAM, U3
15. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J3
16. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J1
17. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J4
18. Ultra fine 0.50 mm pitch, Razor Beam™ LP Slim Terminal Strip with 160 contacts, J2
19. 1.8V, 512 Mbit QSPI flash memory ,U17
20. 1.8V, 512 Mbit QSPI flash memory, U7
21. TI TPS72018 LDO @1.8V, U27

Initial Delivery State

...

Table 4: B2B connector pin-outs of available PL and PS banks of the TE0807-02 03 SoM.

All MIO banks are powered from on-module DC-DC power rail. All PL I/O Banks have separate VCCO pins in the B2B connectors, valid VCCO should be supplied from the baseboard.

...

The configuration of the I/O's MIO13 - MIO77 are depending on the base-board peripherals connected to these pins.

MGT Lanes

The Xilinx AMD Zynq UltraScale+ MPSoC device used on the TE0807 module has 20 high-speed data lanes (Xilinx AMD GTH / GTR transceiver). All of them are wired directly to B2B connector. MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, four signals total per one MGT lane. Following table lists lane number, MGT bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:

Table 5: MGT lanes

...

...

Configuration Bank Control Signals

The Xilinx AMD Zynq UltraScale+ MPSoC's PS configuration bank 503 control signal pins are accessible through B2B connector J2.

For further information about the particular control signals and how to use and evaluate them, refer to the  Xilinx AMD Zynq UltraScale+ MPSoC TRM and UltraScale Architecture Configuration - User Guide.

Table 8: B2B connector pin-out of MPSoC's PS configuration bank.

Analog Input

The Xilinx AMD Zynq UltraScale+ MPSoC provides differential pairs for analog input values. The pins are exposed to B2B-connector J2.

...

Table 11: TE0807-02 03 PS MIO mapping

On-board Peripherals

...

Table 12: Peripherals connected to the PS MIO pins.

DDR4 SDRAM

The TE0807-02 03 SoM is equipped with with four DDR4 -2400 SDRAM modules chips with a total of up to 8 GByte memory density. The SDRAM modules chips are connected to the Zynq the Zynq MPSoC's PS DDR controller (bank 504) with a 64bit 64 bit wide data bus.

Refer to the Xilinx AMD Zynq UltraScale+ datasheet DS925 for more information on whether the specific package of the Zynq UltraScale+ MPSoC supports the maximum data transmission rate of 2400 MByte/s.

...

Table 1214: B2B connector pin-out of Si5345A programmable clock generator.

...

Si5345 OTP can only be programmed two times, as different user configurations may required different setup TE0808 TE0807 is normally shipped with blank OTP.
For more information refer to Si5345 at SiLabs.

Oscillators

The TE0808TE0807-04 SoM is equipped with two on-board oscillators to provide the Zynq's MPSoC's PS configuration bank 503 with reference clock signals.

Table 1315: On-board osciallators

MAC Address EEPROMs

...

Table 1416: LED's description.

Power and Power-On Sequence

...

The maximum power consumption of a module mainly depends on the design which is running on the FPGA.

Xilinx AMD provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

Table 1517: Maximum current of power supplies. *to be determined soon with reference design setup.

...

The TE0807 module equipped with the Xilinx AMD Zynq UltraScale+  MPSoC MPSoC delivers a heterogeneous multi-processing system with integrated programmable logic and independently operable elements and is designed to meet embedded system power management requirement by advanced power management features. This features allow to offset the power and heat constraints against overall performance and operational efficiency.

...

See also Xilinx AMD datasheet DS925 for additional information. User should also check related base board documentation when intending base board design for TE0807 module.

...

The TE0807 SoM meets the recommended criteria to power up the Xilinx AMD Zynq UltraScale+ MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular Power Domains and powering up the on-board voltages.

...

Operation Conditions of the DC-DC Converter Control Signals

The control signals have to be asserted on the B2B connector J2, whereby some of the Power-Good signals need external pull-up resistors.

Table 1618: Recommended operation conditions of DC-DC converter control signals.

...

It is important that all PS and PL I/Os are tri-stated at power-on until the "Power Good"-signals are high, meaning that all on-module voltages have become stable and module is properly powered up.

See Xilinx AMD datasheet DS925 for additional information. User should also check related base board documentation when intending base board design for TE0808 TE0807 SoM.

Voltage Monitor Circuit

...

Power Rails

Power Rails

Table 1619: TE0807-02 03 power rails

Bank Voltages

Table 1720: TE0807-02 03 I/O bank voltages

See Xilinx AMD Zynq UltraScale+ datasheet DS925 for the voltage ranges allowed.

...

Table 1821: Module absolute maximum ratings

...

Table 1922: Recommended operating conditions

Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

...

• Module size: 52 mm × 76 mm.  Please download the assembly diagram for exact numbers

• Mating height with standard connectors: 4mm5 mm

• PCB thickness: 1.6mm7 mm

• Highest part on PCB: approx. 3mm. Please download the step model for exact numbers

...

Hardware Revision History

Table 2023: Hardware revision history table

...

Document Change History

<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->

Table 24Table 21: Document change history

Disclaimer

...