Versions Compared

Old Version 18

changes.mady.by.user Oleksandr Kiyenko

Saved on

compared with

New Version Current

changes.mady.by.user Oleksandr Kiyenko

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Product Specification

Port Description

Name / opt. VHD NameDirectionPinBank PowerDescription
ADBUS0        inG93V_DFTDI TCK
ADBUS1        inF103V_DFTDI TDI
ADBUS2        outE103V_DFTDI TDO
ADBUS3        inD93V_DFTDI TMS
AVDD_SHDN     inoutG103V_DAVDD Shutdown / AVDD OV/UV
BCBUS0        -D123V_DFTDI (JTAG/UART, U4) / currently_not_used
BCBUS1        -E133V_DFTDI (JTAG/UART, U4) / currently_not_used
BCBUS2        -E123V_DFTDI (JTAG/UART, U4) / currently_not_used
BCBUS3        -F133V_D
BCBUS4        -F123V_DBDBUS0        
FTDI (JTAG/UART, U4) / currently_not_used
BCBUS4        -
B11
F123V_D
BDBUS1        
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS0 / FTDI_RXD-
A12
B113V_D
BDBUS2        
UART FTDI U4
BDBUS1 / FTDI_TXD   -
B12
A123V_D
BDBUS3        
UART FTDI U4
BDBUS2        -
C11
B123V_D
BDBUS4        
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS3        -
B13
C113V_D
BDBUS5        
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS4        -
C12
B133V_D
BDBUS6        
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS5        -
C13
C123V_D
BDBUS7        
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS6        -
D11
C133V_D
CONF_DONE     
FTDI (JTAG/UART, U4) / currently_not_used
BDBUS7        -
C5
D113V_D
FTDI (JTAG/UART, U4) / currently_not_used
CONF_DONE     
DET_BPR       
-
H2
C53V_D/ currently_not_used
DET_BPR       -H23V_D/ currently_not_used
DET_RIO       -H33V_D/ currently_not_used
DONE          inN3PS_1V8FPGA Done
EN_3V3        outC103V_D3.3V Power Enable
EN_DAC1       outE63V_DDAC1 Power Enable
EN_DAC2       outE83V_DDAC2 Power Enable
EN_DAC3       outB63V_DDAC3 Power Enable
EN_DAC4       outA63V_DDAC4 Power Enable
EN_DDR        outG133V_DDDR Power Enable
EN_FPD        outL123V_DFPD Power Enable
EN_LPD        outJ133V_DLPD Power Enable
EN_PSGT       outB93V_DPSGT Power Enable
ERR_OUT       -G5PS_1V8/ currently_not_used
ERR_STATUS    -H6PS_1V8/ currently_not_used
F_TCK         outN2PS_1V8FPGA TCK
F_TDI         outM1PS_1V8FPGA TDI
F_TDO         inK1PS_1V8FPGA TDO
F_TMS         outJ1PS_1V8FPGA TMS
F1PWM         outH103V_DFAN PWM Control
F1SENSE       inJ93V_DFAN Sense
FTDI_RST      outE93V_DFTDI Reset
GA0           -F83V_D
GA0_R         
Backplane address / currently_not_used
GA0_R         -F93V_DBackplane address, pullup/down enable / currently_not_used
GA1           -A23V_DBackplane address/ currently_not_used
GA1_R         -B23V_DBackplane address, pullup/down enable / currently_not_used
GA2           -A33V_DBackplane address/ currently_not_used
GA2_R         -B33V_D
GA3           
Backplane address, pullup/down enable / currently_not_used
GA3           -A43V_DBackplane address/ currently_not_used
GA3_R         -B43V_DBackplane address, pullup/down enable / currently_not_used
IEEE_SW_NC    -C93V_D/ currently_not_used
IEEE_SW_NO    -A113V_D/ currently_not_used
INIT_B        inL2PS_1V8FPGA Init
JTAGEN        -E53V_DJTAG Enable
LED_FP_4      outM43.3VFront panel LED
LP_GOOD       inH133V_DLP Power Good
M10_RST       -A73V_D/ currently_not_used
M10_RX        -C23V_D/ currently_not_used
M10_TX        -B13V_D/ currently_not_used
MAX_
IO1       
IO1 / IO1    inN83.3VI²C SCL in, ZynqMP Pin G18
MAX_IO10      -M103.3V/ currently_not_used
MAX_
IO2       
IO2 / IO2 outN73.3VI²C SCL out, ZynqMP Pin G19
MAX_
IO3       
IO3 / IO3 inM93.3VI²C SDA in, ZynqMP Pin K18
MAX_
IO4       
IO4 / IO4 outM83.3VI²C SDA out, ZynqMP Pin H19
MAX_
IO5       
IO5 / IO5 inM123.3VUser LED in, ZynqMP Pin J17
MAX_IO6       -M133.3V/ currently_not_used
MAX_IO7       -N93.3V/ currently_not_used
MAX_IO8       -N103.3V/ currently_not_used
MAX_IO9       -M113.3V/ currently_not_used
MIO22         outM3PS_1V8UART out
MIO23         inM2PS_1V8UART in
MIO24         -L3PS_1V8/ currently_not_used
MIO25         -H5PS_1V8/ currently_not_used
MR            outK103V_DSupervisor Reset out
N.C.-J53.3V/ currently_not_used
N.C.-J63.3V/ currently_not_used
N.C.-J73.3V/ currently_not_used
N.C.-J83.3V/ currently_not_used
N.C.-K53.3V/ currently_not_used
N.C.-K63.3V/ currently_not_used
N.C.-K73.3V/ currently_not_used
N.C.-K83.3V
N.
/ currently_not_used
N.C.-L43.3V/ currently_not_used
N.C.-L53.3V/ currently_not_used
N.C.-M53.3V/ currently_not_used
N.C.-M73.3V/ currently_not_used
N.C.-N43.3V/ currently_not_used
N.C.-N53.3V/ currently_not_used
N.C.-N63.3V
N.
/ currently_not_used
N.C.-L103.3V/ currently_not_used
N.C.-L113.3V/ currently_not_used
N.C.-N123.3V/ currently_not_used
nCONF         -E73V_D/ currently_not_used
nSTATUS       -C43V_D/ currently_not_used
ON_GT_L       outJ123V_DGT_L Power Enable
ON_GT_R       outK123V_DGT_R Power Enable
PG_DDR        inH83V_DDDR Power Good
PG_GT_L       inH93V_DGT_L Power Good
PG_GT_R       inG123V_DGT_R Power Good
PG_PL         inL133V_DPL Power Good
PG_PSGT       inK113V_DPSGT Power Good
PLL_RST       outK2PS_1V8PLL Chip Reset
PROG_B        outJ2PS_1V8FPGA PROG_B
PSON          -D63V_D/ currently_not_used
RP_SCL        -E13V_D
RP_
/ currently_not_used
RP_SDI        -G43V_D/ currently_not_used
RP_SDO        -F43V_D/ currently_not_used
RP_SL         -F13V_D/ currently_not_used
RST           -B53V_D/ currently_not_used
RST_PRST      -A83V_D/ currently_not_used
RST_PRST_R    -B103V_D/ currently_not_used
RST_R         -D83V_D
SATA_SCL      
/ currently_not_used
SATA_SCL      -G23V_D/ currently_not_used
SATA_SDI      -F63V_D/ currently_not_used
SATA_SDO      -F53V_D/ currently_not_used
SATA_SL       -G13V_D/ currently_not_used
SMB_SCL       inoutE33V_DI²C SCL
SMB_SCL_R     outE43V_DI²C SCL Pullup Enable
SMB_SDA       inoutC13V_DI²C SDA
SMB_SDA_R     outD13V_DI²C SDA Pullup Enable
SRST_B        outH4PS_1V8FPGA SRST_B
SW4           inA53V_DDip Switch
SYSEN         -D73V_D/ currently_not_used
USR_BTN       inJ103V_DFront panel button
WAKE          -A93V_D/ currently_not_used
WAKE_R        -A103V_D

Functional Description

/ currently_not_used

Functional Description

Power

System Controller provides control and status information for main power rails. By default all power rails are ON, the user can manipulate power using I²C interface, see  Memory map table.

...

JTAG interface from FTDI controller passes through System Controller to FPGA.

SC to HD-IO Bank Interface

...

Controller to FPGA.

...

Anchor
i2c_interface
i2c_interface
I²C Interface

...

  • Add I²C GPIO core
  • FAN Control/FAN Status
  • Power control

RE03 to REV04

  • BUGFIX Reset

Document Change History

To get content of older revision got to "Change History"  of this page and select older document revision number.

...

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.

REV03REV04REV02

Page info
modified-user
modified-user

  • REV04 finished
  • initial release
    • working in process
  • Firmware release on 2018-10-24
2018-10-10v.20REV03REV02Oleksandr Kiyenko
  • REV03 finished
  • Firmware release on 2018-10-10
2018-08-15v.3REV02REV02Antti Lukats
  • initial release

All

Page info
modified-users
modified-users


...