Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_BD
titleTE0835 block diagram


Scroll Ignore


draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision78
diagramNameTE0835_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641640


Scroll Only


Main Components

...

Scroll Title
anchorTable_OV_BP
titleBoot process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE[0:3]

Boot ModePin LocationNote

0000

PS_JTAG

JTAGPSJTAG Interface0001Quad SPI (24b)MIO0...12
QSPI 24bit addressing0010Quad SPI (32b)MIO0...12QSPI 32bit addressing0011SD0 2.0MIO13...25SD 2.0
0100NANDMIO9...25Requires 8 bit data bus width
0101SD1 2.0MIO31...51SD 2.00110eMMCMIO13...22eMMC version 4.5 at 1.8 V
0111USB2.0MIO52...63Only USB2.01000PJTAGMIO26...29PJTAG Connection 0 0ption1001PJTAGMIO12...15PJTAG Connection 1 0ption
1110SD1 LS 3.0MIO39...51SD 3.0 with complaint voltage level shifter


...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankB2B ConnectorNumber of I/OsVoltage Level Notes
Bank 500J112x Single Ended1.8VMIO14...25
Bank 501J120x Single Ended1.8VMIO26...51
Bank 505J118x Single Ended, 9x Differential pairs0.85VEXT_CLKIN_PSMGT, RX/TX0...3
Bank 128J118x Single Ended, 9x Differential pairs0.9VB128_CLK, RX/TX0...3
Bank 129J118x Single Ended, 9x Differential pairs0.9VB129_CLK, RX/TX0...3
Bank 65J224x Single Ended, 12x Differential pairs1.8V
Bank 88J216x Single Ended, 8x Differential pairs3.3V
HD_B88
ADCJ2

16x Single Ended, 8x Differential pairs

4x Differential Clocks

Variable
DACJ2

16x Single Ended, 8x Differential pairs

3x Differential Clocks

Variable
HD_B88



JTAG Interface

JTAG access to the TE0835 is through B2B connector JM1.

...

Scroll Title
anchorTable_OBP_PCLK
titleProgrammable Clock Generator Inputs and Outputs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

CLKA...F6x Clocks
U15 Pin
SignalConnected toDirectionNote

IN0

IN0_P

Oscillator, U14Input
IN1-N.C-
IN2EXT_CLK_IN1B2B,J2Input
IN3-N.C

nRST

PLL_RSTN

FPGA Bank 65,U1Input
SCLMIO32_I2C1_SCLPin Header, J3InputI2C
SDAMIO33_I2C1_SDAPin Header, J3InputOUT0...5I2C
OUT0

CLKC

B2B,J2Output

Differential Clock

OUT1CLKBB2B,J2OutputDifferential Clock
OUT2CLKAB2B,J2OutputDifferential Clock
OUT3CLKDB2B,J2OutputDifferential Clock
OUT4CLKEB2B,J2OutputDifferential Clock
OUT5CLKFB2B,J2OutputDifferential Clock
OUT6B128_CLK0FPGA Bank 128,U1Output
OUT7B129_CLK0FPGA Bank 129,U1Output
OUT8CLK8FPGA Bank 65,U1Output
OUT9PSMGT_100MHZFPGA Bank 505,U1Output
OUT9ACLK0A_100MHZB2B, J1Output


...

Scroll Title
anchorFigure_PWR_PS
titlePower Sequency


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision7
diagramNameTE0835_PWR_PS
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Power Rails

...

Scroll Title
anchorTable_TS_AMR
titlePS absolute maximum ratings

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsDescriptionMinMaxUnit
VINInput Supply Voltage05V
T_STGStorage Temperature-4010095°C


Recommended Operating Conditions

...

Scroll Title
anchorTable_TS_ROC
titleRecommended operating conditions.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document
VIN4.55.5VSee Schematic.
T_OPR085°C

See Xilinx XCZU25DR  Datasheet

see Samsung DDR4 Datasheetsee USB3320  Datasheet


Physical Dimensions

...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocumentation Link
2019-11-05REV01Initial ReleaseREV01


Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

...