Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
Intel MAX 10U6
FTDIU8SDIO Expander
U4EEPROMU10
OscillatorU7
LEDsD1...8
DIP SwitchS1
Push ButtonsS2, S3


Intel Max10 CPLD

The TEB0707 is quipped with an Intel Max10 as CPLD with the ability of Levelshifting of CRUVI connectors, JTAG/UART forward to modules, Module control pis, power sequencing and IO voltage selection along with providing User Push buttons, LEDs and switches. For complete information, please see the TEB0707 MAX10 CPLD.

FTDI FT2232H

The FTDI chip (U8) converts signals from USB2 to variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip which is used in  Multi-Protocol Synchronous Serial Engine (MPPSE) mode for JTAG. 

...

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorColorSchematicConnected toActive LevelNote
D2GreenLED3FPGA Bank 3Active High
D3GreenLED5FPGA Bank 3Active High
D4GreenLED7FPGA Bank 3Active High
D5GreenLED4FPGA Bank 8Active High
D6GreenLED6FPGA Bank 2Active High
D7GreenLED8FPGA Bank 8Active High
D8GreenLED2FPGA Bank 8Active High
D9GreenLED1FPGA Bank 8Active High


EEPROM

The EEPROM IC, U8 contains the FTDI configuration.

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicConnected toNotes
CSEECSFTDI, U8
CLKEECLKFTDI, U8
DINEEDATAFTDI, U8
Scroll Title


DIP Switch

There is a DIP Switch provided for direct user controlling  and setting of boot mode, programming mode, enable and JTAG selection.

Scroll Title
anchoranchorTable_OBP_I2C_EEPROMDIP
titleI2C address for EEPROMDIP Switch connections

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Pin
I2C Address
Schematic
Designator
FunctionNotes
DIP1PROGMODEProgramming modeselect between CPLD (low, closed, on) on SoM or FPGA/SoC (high, open, off )
DIP2MODEBoot Modeselect SD boot mode when card installed ('low'), else QSPI ('high')
DIP3EN1Power Enable module power always enabled
DIP4TAGENJTAG SelectionJTAG mode between CPLD or SoM


Push Buttons

U10
Scroll Title
anchorTable_OBP_BTN
titlePush Buttons informations

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSchematicFunctionNotes
S2RESETSoM Reset
S3BUTTON1User Button
A0


Clock Sources

Scroll Title
anchorTable_OBP_CLK
titleOsillators

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorDescriptionFrequencyNote
U7MEMS Oschilator12 MHz


...