Page History

<!--
Template Revision 1.6
(HTML comments will be not displayed in the document, no need to remove them. For Template/Skeleton changes, increase Template Revision number. So we can check faster, if the TRM style is up to date).
-->

Overview

...

Download PDF version of this document.

Overview

Refer to https://wiki.trenz-electronic.de/display/PD/TE0741 for downloadable version of this manual and the rest of available documentation.

Trenz Electronic TE0741 is an industrial-grade FPGA module integrating a Xilinx Kintex-7 FPGA, 32 MByte SPI Flash memory for configuration and operation, and powerful switching-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking strips.

The TE0741 module is available in four different logic densities (70T, 160T, 325T and 410T). The 70T and 160T devices can be programmed with the free Xilinx Vivado WebPACK software. Further information about the Kintex-7 FPGA can be found in the Xilinx document 7 Series FPGA's Overview (DS180).

Block Diagram

Image Removed

Figure 1: TE0741 Block Diagram.

Main Components

Image Removed     Image Removed

Figure 2: TE0741 (REV 02).

Refer to http://trenz.org/te0741-info for online version of this manual and the rest of available documentation.

Key Features

• Industrial-grade Xilinx Kintex-7 FPGA

...

• module (70T*, 160T*, 325T, 410T)
  * Devices supported by the free Xilinx Vivado WebPACK software.
• 256-Mbit (32-MByte) Quad SPI Flash memory (for configuration and operation) accessible through:
  • FPGA
  • JTAG port (SPI indirect (Bus width x4))
• 8 GTX transceivers
• FPGA configuration through:
  • JTAG (B2B connector)
  • SPI Flash memory
• 25 MHz low jitter oscillator with shutdown control
• Programmable quad PLL clock generator
• On-board high-efficiency DC-DC converters
  • GTX voltage regulators with control enable
  • Core voltage regulator: 20A (2 x Enpirion DC-DC regulators with load-sharing)
  • Supply voltages: either 3.3V or 3.3V and 5V
• Plug-on module with two 100-pin and one 60-pin high-speed hermaphroditic stacking strips
• Up to 144 (94 for 70T) FPGA I/O pins are available on B2B strips (up to 65 LVDS pairs possible)
• 2 user LED's, 1x DONE FPGA pin LED, 1 System Controller status LED
• System management and power sequencing
• AES bit-stream encryption
• eFUSE bit-stream encryption
• Evenly spread supply pins for good signal integrity

Additional assembly options are available for cost or performance optimization upon request.

Block Diagram

Image Added

Figure 1: TE0741 block diagram.

Main Components

Image Added Image Added

Figure 2.1: TE0741--03-410-2CF module.

Image Added Image Added

Figure 2.2: TE0741-03-160-2C1 module.

1. Xilinx Kintex-7 FPGA, U1
2. Green LED (DONE), D3
3. Red LED (LED1), D2
4. Green LED (LED2), D1
5. EN63A0QI Voltage Regulator 1.0V (Master), U14
6. EN63A0QI Voltage Regulator 1.0V (Slave), U15
7. Green LED (C_LED), D4

8. Voltage detector, U11

9. Serial number (traceability) pad
10. I²C-programmable any-frequency, any-output quad clock generator, U2
11. Low-power programmable oscillator @ 25.000000 MHz, U3
12. Samtec Razor Beam™ LSHM-150 B2B connector, JM2 
13. 32 MByte quad SPI Flash memory, U4
14. Samtec Razor Beam™ LSHM-130 B2B connector, JM3 
15. 3A PFET load switch with configurable slew rate (3.3V), Q1
    
16. Samtec Razor Beam™ LSHM-150 B2B connector, JM1 
17. System Controller CPLD, U7
18. EP53F8QI Voltage Regulator (1.2V_MGT), U6
19. EP53F8QI Voltage Regulator (1.8V), U8
20. EP53F8QI Voltage Regulator (1V_MGT), U16

Initial Delivery State

Key Features

• Industrial-grade Xilinx Kintex-7 FPGA module (70T*, 160T*, 325T, 410T)
  * Devices supported by the free Xilinx Vivado WebPACK software.
• 256-Mbit (32-MByte) Quad SPI Flash memory (for configuration and operation) accessible through:
  • FPGA
  • JTAG port (SPI indirect (Bus width x4))
• 8 GTX transceivers
• FPGA configuration through:
  • JTAG (B2B connector)
  • SPI Flash memory
• 25 MHz low jitter oscillator with shutdown control
• Programmable quad PLL clock generator
• On-board high-efficiency DC-DC converters
  • GTX voltage regulators with control enable
  • Core voltage regulator: 20A (2 x Enpirion DC-DC regulators with load-sharing)
  • Supply voltages: either 3.3V or 3.3V and 5V
• Plug-on module with two 100-pin and one 60-pin high-speed hermaphroditic stacking strips
• Up to 144 (94 for 70T) FPGA I/O  pins available on B2B strips (up to 65 LVDS pairs possible)
• 2 user LED's, 1 DONE FPGA pin LED, 1 System Controller status LED
• System management and power sequencing
• AES bit-stream encryption
• eFUSE bit-stream encryption
• Evenly spread supply pins for good signal integrity
• Assembly options for cost or performance optimization available on request

Additional assembly options are available for cost or performance optimization upon request.

Initial Delivery State

...

Board to Board (B2B) I/Os

Overview of the I/O signals signal banks connected to the FPGAs I/O banks and B2B connectorB2B connectors:

Table 2:   Voltage ranges and pin-outs of available logic banks of the FPGAAvailable I/O signal banks connected to the B2B connectors.

Please use Master Pin-out Table table as primary reference for the pin mapping information.

...

JTAG access to the Xilinx Kintex7 Kintex-7 and to the System Controller CPLD is provided through B2B connector JM2.

...

Table 3: Pin-mapping of JTAG Interface on B2B connector.

System Controller I/O Pins

...

Table 4: Pin-description of System Controller CPLD. Important, functionality depends on CPLD Firmware, see TE0741 CPLD. General 4x5 module controller IO description on 4 x 5 SoM Integration Guide#4x5SoMIntegrationGuide-4x5ModuleControllerIOs

On-board LEDs

There are four LED's available on TE0741 SoM. Two status LED's (D3 and D4) and two user configurable LED's (D1 and D2).

Table 5: Description of the on board LED's.

Note: if FPGA logic toggles DONE pin (to control D3) then D4 will toggle at random, as changing value on DONE will change the blink frequency of D4.

Clocking

To enable the PLL (phase-locked loop) clock generator Si5338A (U2), CLK_EN-signal (bank 14, pin C26) must be set to high, to activate the 25 MHz reference clock SiT8208AI (U3). The GTX reference clocks 0 and 2 have to be provided by the user on B2B connector JM3.

Table 5: Description of the on board LED's.

Note: if FPGA logic toggles DONE pin (to control D3) then D4 will toggle at random, as changing value on DONE will change the blink frequency of D4.

Clocking

To enable the PLL (phase-locked loop) clock generator Si5338A (U2), CLK_EN-signal (bank 14, pin C26) must be set to high, to activate the 25 MHz reference clock SiT8208AI (U3). The GTX reference clocks 0 and 2 have to be provided by the user on B2B connector JM3.

Table 6: Clocks overview.

On-board Peripherals

Programmable PLL Clock (Phase-Locked Loop)

There is a Silicon Labs I2C programmable clock generator Si5338A (U2) chip on the module. It's output frequencies can be programmed using the I2C bus address 0x70 or 0x71 (PLL_IN4 (LSB of I2C-Address) must be set for address 0x71).

A 25 MHz oscillator is connected to pin IN3 and is used to generate the output clocks. The oscillator has its enable pin connected to an FPGA pin (CLK_EN). Driving the FPGA pin low will disable the oscillator output, setting it high will enable it. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTX banks. It is possible to use the clocks connected to the GTX bank in the user's logic design. This is achieved by instantiating a IBUFDSGTE buffer in the design.

The default frequency of each clock at start up is detailed in the table 7.

Once running, the frequency and other parameters can be changed by programming the device using the I2C bus connected between the FPGA (master) and clock generator (slave). Logic needs to be generated inside the FPGA to utilize I2C bus correctly.

Image Removed

Figure 3: Clock Generator block diagram.

...

IN1/IN2

...

-

...

Not used (external clock signal supply).

...

IN3

...

25MHz

...

Fixed input clock signal from.

reference clock generator SiT8208AI (U3).

...

IN4

...

-

...

IN5/IN6

...

-

...

Not used (external clock signal supply).

...

CLK0 A/B

...

100 MHz

...

Bank 14 clock input,

Pins: B14_L12_P, B14_L12_N

...

CLK1 A/B

...

MGT reference clock 1 to FPGA Bank 116 MGT

...

CLK2 A/B

...

125MHz

...

MGT reference clock 3 to FPGA Bank 115 MGT

...

Table 6: Clocks overview.

On-board Peripherals

Programmable PLL Clock (Phase-Locked Loop)

There is a Silicon Labs I2C programmable clock generator Si5338A (U2) chip on the module. It's output frequencies can be programmed using the I2C bus address 0x70 or 0x71 (PLL_IN4 (LSB of I2C-Address) must be set for address 0x71).

A 25 MHz oscillator is connected to pin IN3 and is used to generate the output clocks. The oscillator has its enable pin connected to an FPGA pin (CLK_EN). Driving the FPGA pin low will disable the oscillator output, setting it high will enable it. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTX banks. It is possible to use the clocks connected to the GTX bank in the user's logic design. This is achieved by instantiating a IBUFDSGTE buffer in the design.

The default frequency of each clock at start up is detailed in the table 7.

Once running, the frequency and other parameters can be changed by programming the device using the I2C bus connected between the FPGA (master) and clock generator (slave). Logic needs to be generated inside the FPGA to utilize I2C bus correctly.

Image Added

Figure 3: Clocking block diagram.

Table 7: Pin description of Si5338A PLL clock generator.

32 MByte Quad SPI Flash Memory

An SPI flash memory S25FL256SAGBHI20 (U4) is provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.

GTX Transceivers

The Kintex-7 device that is used on the TE0741 board has 8 GTX transceivers. All 8 are wired directly to connectors JM1 and JM3. There are also 4 clocks that are associated with the transceivers. Two of the clocks are connected directly to JM3, whilst the other two are derived from the clock generator. As there is no capacitive coupling of the data and clock lines that are connected to the connectors, these may be required on the user’s PCB depending on the application.

To enable the voltage supply for the GTX transceivers, namely the Enpirion EP53F8QI voltage regulators U6 and U16, which serve the voltages MGTAVCC (1.0 V) and MGTAVTT (1.2 V), the signal EN_MGT (bank 14, pin H22) have to be set high. The voltage regulators will indicate "Power OK" with signals PG_MGT_1V and PG_MGT_1V2, when reaching stable state.

Image Added

Figure 4: GTX transceiver block diagram.

System Controller CPLD

The System Controller CPLD is used to coordinate the configuration of the FPGA. The FPGA is held in reset (by driving the PROG_B signal) until the power supplies have sequenced. Setting input signal RESIN low will also reset the FPGA. This signal can be driven from the user’s PCB via the board connector.

User can create its own System Controller CPLD design using the Lattice Diamond software and program it into the device using the JTAG interface. The JTAGMODE signal should be set to 3.3V to enable programming mode, for normal module operation it should be set to 0V.

Green LED D4 (C_LED) connected to the System Controller CPLD is to indicate the status of the module. CPLD Firmware, see TE0741 CPLD.

Image Added

Figure 5: System Controller CPLD block diagram.

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 3A for system startup is recommended.

Power Consumption

Table 8: Maximum current of power supplies.

* TBD - To Be Determined.

Lowest power consumption is achieved when powering the module from single 3.3V supply. When using split 3.3V/5V power supplies, the power consumption (and heat dissipation) will rise, this is due to the DC-DC converter efficiency (it decreases when VIN/VOUT ratio rises).

Power-On Sequence

For highest efficiency of on board DC-DC regulators, it is recommended to use same 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.

It is important that all baseboard I/Os are 3-stated at power-on until System Controller sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10,12 or 91, meaning that all on-module voltages have become stable and module is properly powered up.

See Xilinx datasheet DS182 for additional information. User should also check related baseboard documentation when choosing baseboard design for TE0741 module.

The FPGA 1.0V supply is derived from two regulators operating in a parallel allowing higher load currents. To start the power-on sequence, pin EN1 (JM1-28, enable 1.0V voltage regulators) is by default high. By driving EN1 pin low on base-board the power-on sequence will not start until the EN1 pin is released to high.

Power Rails

Table 9: Power rails of SoM on B2B connectors.

Bank Voltages

Table 10: Range of FPGAs bank voltages.

See Xilinx Kintex-7 datasheet DS182 for the voltage ranges allowed.

Board to Board Connectors

Variants Currently In Production

Table 11: Module TE0741-03 variants.

Technical Specifications

Absolute Maximum Ratings

Table 12: Absolute maximum ratings.

Recommended Operating Conditions

Table 13: Recommended operation conditions.

Operating Temperature Ranges

Commercial grade: 0°C to +70°C.

Industrial grade: -40°C to +85°C.

The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Physical Dimensions

• Module size: 50 mm × 40 mm
• Mating height with standard connectors: 8mm
• PCB thickness: 1.6mm

Image Added Image Added

Figure 6: Physical dimensions of the TE0741 module. All dimensions are shown in millimeters.

Weight

19 g - Plain module.

8.8 g - Set of nuts and bolts.

Revision History

Hardware Revision History

Hardware revision number is written on the PCB board together with the module model number separated by the dash.

Image Added   Image Added

Figure 7: TE0741 PCB revision number.

Document Change History

Table 7: Pin description of PLL clock generator Si5338A.

32 MByte Quad SPI Flash Memory

An SPI flash memory S25FL256SAGBHI20 (U4) is provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.

GTX Transceivers

The Kintex-7 device that is used on the TE0741 board has 8 GTX transceivers. All 8 are wired directly to connectors JM1 and JM3. There are also 4 clocks that are associated with the transceivers. Two of the clocks are connected directly to JM3, whilst the other two are derived from the clock generator. As there is no capacitive coupling of the data and clock lines that are connected to the connectors, these may be required on the user’s PCB depending on the application.

To enable the voltage supply for the GTX transceivers, namely the Enpirion EP53F8QI voltage regulators U6 and U16, which serve the voltages MGTAVCC (1.0 V) and MGTAVTT (1.2 V), the signal EN_MGT (bank 14, pin H22) have to be set high. The voltage regulators will indicate "Power OK" with signals PG_MGT_1V and PG_MGT_1V2, when reaching stable state.

Image Removed

Figure 4: GTX Transceiver block diagram.

System Controller CPLD

The system controller is used to coordinate the configuration of the FPGA. The FPGA is held in reset (by driving the PROG_B signal) until the power supplies have sequenced. Setting input signal RESIN low will also reset the FPGA. This signal can be driven from the user’s PCB via the board connector.

It is possible for the user to create their own system controller design using the Lattice Diamond software. Once created the design can be programmed into the device using the JTAG pins. The signal JTAGMODE should be set to 3.3V to enable programming mode. For normal operation it should be set to 0V.

The LED that is connected to the system controller flashes to indicate the state of the board.

Image Removed

Figure 5: System Controller block diagram.

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 3A for system startup is recommended.

Power Consumption

...

Table 8: Maximum current of power supplies.

* TBD - To Be Determined soon with reference design setup.

Lowest power consumption is achieved when powering the module from single 3.3V supply. When using split 3.3V/5V supplies the power consumption (and heat dissipation) will rise, this is due to the DC/DC converter efficiency (it decreases when VIN/VOUT ratio rises).

Power-On Sequence

For highest efficiency of on board DC/DC regulators, it is recommended to use same 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.

It is important that all baseboard I/O's are 3-stated at power-on until System Controller sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10,12 or 91, meaning that all on-module voltages have become stable and module is properly powered up.

See Xilinx datasheet DS182 (for Kintex7) for additional information. User should also check related baseboard documentation when choosing baseboard design for TE0741 module.

The FPGA 1.0V supply is derived from two regulators operating in a parallel allowing higher load currents. To start the power-on sequence, pin EN1 (JM1-28, enable 1.0V voltage regulators) is by default high. By driving EN1 pin low on base-board the power-on sequence will not start until the EN1 pin is released to high.

A 3.3V supply is also needed and must be supplied from the user's PCB. An output 3.3V supply is available on some of the board connector pins (see section 'Power Rails'). The input 3.3VIN will be switched to the internal 3.3V voltage level after the FPGA 1.0V supply is stable. Than this power supply will be available on the B2B connector pins.

The regulators can be powered from the 3.3V supply or a 5V supply if preferred. The options for powering the board are detailed below.

• Apply 5V to pins VIN and 3.3V to pins 3.3VIN on the board connector
• Apply 3.3V to pins VIN and 3.3VIN on the board connectors.

Image Removed

Figure 6: Connections between the on-board DC-DC and LDO regulators.

Power Rails

...

Voltages on B2B-Connectors

...

1, 3, 5

...

Table 9: Power rails of SoM on B2B connectors.

Bank Voltages

...

Table 10: Range of FPGAs bank voltages.

See the Kintex-7 datasheet (DS182) for the allowable voltage range.

Board to Board Connectors

...

Variants Currently In Production

...

Module Variant

...

FPGA

...

Table 11: Differences between variants of Module TE0741.

Technical Specifications

Absolute Maximum Ratings

...

VIN supply voltage

...

-0.1

...

-0.5

...

-55

...

+125

...

Table 12: Absolute maximum ratings.

Recommended Operating Conditions

...

3,3V ± 5%

...

Table 13: Recommended operation conditions.

Operating Temperature Ranges

Commercial grade: 0°C to +70°C.

Industrial grade: -40°C to +85°C.

The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Physical Dimensions

• Module size: 50 mm × 40 mm
• Mating height with standard connectors: 8mm
• PCB thickness: 1.6mm

Image Removed

Image Removed

Figure 7: Physical dimensions of the TE0741-02 module. All dimensions are shown in millimeters.

Weight

19 g - Plain module.

8.8 g - Set of nuts and bolts.

Revision History

Hardware Revision History

...

• improved power-on -sequencing
• added differential terminator
  to bank 14 clock input

...

Hardware revision number is written on the PCB board together with the module model number separated by the dash.

Image Removed

Document Change History

Disclaimer