Versions Compared

Old Version 31

changes.mady.by.user John Hartfiel

Saved on

compared with

New Version Current

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

PSON signal will be enabled/disabled after delay, when Power Button is pressed. Power Button is debounced.

StagePower Enable SignalEnable Power domainNote
1PSON ATX PSON (12V from ATX power supply)Signal will be enabled/disabled after delay, when Power Button is pressed.Power Button is debounced.
2PWROK(ATX Power)

5V_EN (5V)

Note 1: If S4-4 is on, 5V is always on.  S4-4 must be on, if TEBF0808 is used with external 12V instead of ATX Power.
Note 2: CPLD Pullup is used for PWROK to works without external 12V only.

2PWROKMOD_EN (Module 3.3V), EN_LPD, EN_FPD, EN_PLModule B2B connector Main Power and enables
3PG_FPDEN_DDR, EN_PLL_PWR, EN_PSGTRModule periphery power
3PG_PLEN_GT_R, EN_GT_LModule periphery power
4PG_FPD and PG_PLPER_EN(Periphery 3.3V), EN_1V8(Periphery 1.8V), PCI_SFP_EN (PCIe and SFP)Carrier periphery power
4PWROK and PG_FPD and PG_PL and PSON and Master CPLD statusFMC_EN (FMC VADJ)FMC VADJ
5PWROK and PG_FPD and PG_PL and PSON and POK_FMC(VADJ)FMC_PG_C2MFMC supply power status to FMC connector

Note: Power Status is visible on LEDs, see LED section

...

S5-1S5-2Description
ONONDefault, boot from SD/microSD or SPI Flash if no SD is detected
OFFONBoot mode  PJTAG0from eMMC
ONOFFBoot from eMMCmode  PJTAG0
OFFOFFBoot mode main  JTAG

...

RGPIO Pin from FPGAValue
0PLL_RSTn
1PERSTn
2FMC_FAN_EN
7LED_N
8LED_P
9HDLED_N
10HDLED_P
12-23unused
24-27reserved
28-31Interface detection

 

LED

This Chapter need redesign for CPLD REV06

...

LED2 D6 Green RGPIO (5) when active else slow_blink when PSON is off else on
LED3 D7 RedRGPIO (6) when active else not RST_BTN or mode_blink
LED_NRGPIO (7) when active else off
LED_Pnot RGPIO (8) when active else slow_blink when PSON is off else MIO40
HDLED_NRGPIO (9) when active else off
HDLED_Pnot RGPIO (10) when active else SC0
XMOD_LED  RedDone Pin: ON is not programmed, OFF programmed

*slow_blink: ~0,7 Hz

*mode_blink:

...

(near FAN1 connector on PCB)
 Power FlagsBlink SequenceComment
PWROK********ATX Power failed or PCB is powered off
PG_LPD*****oooModule Low Power Domain failed
PG_FPD****ooooModule Full Power Domain failed
PG_PL***oooooModule PL Power Domain failed
POK_1V8 or  POK_FMC**ooooooCarrier 1V8 or FMC VADJ Power Domain failed
PG_DDR='0' or PG_GT_L='0' or PG_GT_R='0' or PG_PSGT='0' or PG_PLL='0'*oooooooModule DDR, PL GT, PS GT or PLL Power Domain failed

OFFAll Ready


LED3 D7 Red (near FAN1 connector on PCB)
Bode ModeBlink SequenceComment
Error********ERROR
JTAG*****oooJTAG
PJTAG0****ooooBoot Mode is set to PJTAG0
eMMC***oooooBoot Mode is set to eMMC
SPI Boot**ooooooBoot Mode is set to QSPI
SD Boot*oooooooBoot Mode is set to SD

ONReset is on


XMOD LED  Red (XMOD1 on J12 with green dot)
StatusBlink SequenceComment
PS_INIT_B********

Indicates the PS is not initialized after a power-on reset (POR).

PS_ERROR_OUT*****ooo

The PS_ERROR_OUT signal is asserted for accidental loss of power, an error, or an exception in the PMU.

DONEON or OFF

Indicates the PL configuration is completed (LED is OFF).


LED_P/N (BLUE Power LED  on enclosure)
Status/ UserBlink SequenceComment
Power******** (slow blink)

Indicate board is powered off.

RGPIO controlledUser Defined

RGPIO 14 and 15, if RGPIO is active.

MIO40User Defined

MIO40, if RGPIO is deactivated


HDLED_P/N (Red HD LED  on enclosure)
Status/ UserBlink SequenceComment
PS_INIT_B********

Indicates the PS is initialized after a power-on reset (POR).

PS_ERROR_OUT*****ooo

The PS_ERROR_OUT signal is asserted for accidental loss of power, an error, or an exception in the PMU.

ERR_STAT****oooo

The PS_ERROR_STATUS indicates a secure lockdown state. Alternatively, it can be used by the PMU firmware to indicate system status.

RGPIO controlledUser Defined

RGPIO 16 and 17, if RGPIO is active

SC0User DefinedSC0 (PL IO), if RGPIO is deactivated

Blink Frequency:

...

Blink SequenceComment
********~5,8 Hz

...

*****ooo~0,7 Hz, duty cycle 5/8

...

****oooo~0,7 Hz, duty cycle 4/8

...

***ooooo~0,7 Hz, duty cycle 3/8

...

**oooooo~0,7 Hz, duty cycle 2/8

...

*ooooooo~0,7 Hz, duty cycle 1/8

Appx. A: Change History

Revision Changes

CPLD REV04 REV05 to REV05REV06

  • LED Status changes of LED D2 D3 and HD_LED, XMOD LED

  • extended Power Management

...

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.


REV06REV02, REV03, REV04 

Page info
modified-user
modified-user

REV06 working in process


  • typo correction
2017-11-15v.38REV06REV02, REV03, REV04John Hartfiel
  • Correction Boot Mode Section
2017-10-18

v.36

REV06REV02, REV03, REV04John Hartfiel
  • Revision 06 finished
2017-06-20

v.29

REV05REV02, REV03, REV04
John Hartfiel
  • description and style bug-fix
2017-06-09v.28REV05REV02, REV03, REV04
John Hartfiel
  • Revision 05 finished
2017-06-08v.23REV05REV02, REV03, REV04
John Hartfieldocument
  • Document style update
2017-05-08v.22REV05REV02, REV03, REV04
John Hartfiel
  • Revision 05 working in process
2017-02-08v.19REV04REV02, REV03, REV04 John Hartfiel
  • Revision 04 finished
2016-04-11

v.1

--- 

Page info
created-user
created-user

  • Initial release
 All  

Page info
modified-users
modified-users

 

...