Versions Compared

Old Version 6

changes.mady.by.user John Hartfiel

Saved on

compared with

New Version 7

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Product Specification

Port Description

NameDirectionPinDescription
1.8V_EN  / EN_1V8out106Power
5V_EN          115(currently controlled via S4-4) / currently_not_used
C_TCK          131JTAG J28 (XMOD2) / internal currently_not_used
C_TDO          137JTAG J28 (XMOD2) / internal currently_not_used
C_TDO1         136JTAG J28 (XMOD2) / internal currently_not_used
C_TMS          130JTAG J28 (XMOD2) / internal currently_not_used
CLK_A / AUD_CLK        out1AUDIO U3 CLK
CLK_CPLD / MEMS_CLKINin128U25 24,576MHz
DONE          in67PS Done / currently_not_used
EN_DDR        out86Enable DDR Power
EN_FMC / FMC_EN    out104FMC
EN_FPD        out81Enable PS FPD Power
EN_GT_L       out77Enable  GT Power
EN_GT_R       out93 Enable GT Power
EN_LPD        out84Enable PS LPL Power
EN_PL         out95Enable PL Power
EN_PLL_PWR    out78Enable SI5345 Power
EN_PSGT / EN_PSGTR      out75Enable  PS GT Power
ERR_OUT  / ERROR    in70PS Error Out / currently_not_used
ERR_STATUS  / ERROR_STATin69PS Error Status / currently_not_used
F1PWM         out121FAN1
F1SENSE       in125FAN1
FAN_FMC_EN    out132FMC FAN
FMC_PG_C2M     141FMC / currently_not_used
HD_LED_N / HDLED_Nout112J10 HD LED
HD_LED_P / HDLED_Pout110J10 HD LED
HDIO_SC0 / SC0in32FPGA IO
HDIO_SC1 / SC1in33FPGA IO
HDIO_SC2 / SC2in34FPGA IO
HDIO_SC3 / SC3out35FPGA IO
HDIO_SC4 / SC4out25FPGA IO
HDIO_SC5 / SC5out26FPGA IO
HDIO_SC6 / SC6in27FPGA IO / CLK
HDIO_SC7 / SC7     in28FPGA IO
I2C_SCL / SCLin50I2C / currently_not_used
I2C_SDA / SCAin52I2C / currently_not_used
INIT_B / INITin68PS init B / currently_not_used
JTAGENB 
120external Pin for CPLD Firmware Update 
LP_GOOD  / PG_LPD    in83LP Power Good / currently_not_used
MIO24          38MIO / currently_not_used
MIO25          39MIO / currently_not_used
MIO30          48MIO / currently_not_used
MIO31         in49MIO / currently_not_used
MIO32           40MIO / currently_not_used
MIO33           41MIO / currently_not_used
MIO34           42MIO / currently_not_used
MIO35           43MIO / currently_not_used
MIO36           44MIO / currently_not_used
MIO37           45MIO / currently_not_used
MIO40           54MIO / currently_not_used
MIO41          55MIO / currently_not_used
MIO42         out60FPGA UART RX
MIO43         in61FPGA UART TX
MIO44          47/ currently_not_used
MOD_EN        out119Module Power 3.3V Enable
MODE0         out6Boot Mode
MODE1         out9Boot Mode
MODE2         out10Boot Mode
MODE3         out11Boot Mode
MR / MRESETn           out92PS Reset
PCI_SFP_EN    out76SFP
PER_EN        out117Baseboard Power 3.3V Enable
PERST / PERSTn        out139PCIE Resetn
PG_DDR        in91Power Good / currently_not_used
PG_FPD        in85Power Good / currently_not_used
PG_GT_L       in96Power Good / currently_not_used
PG_GT_R       in94Power Good / currently_not_used
PG_PL         in82Power Good / currently_not_used
PG_PLL_1V8 / PG_PLLin73Power Good / currently_not_used
PG_PSGT       in74Power Good / currently_not_used
PLL_LOLN / PLL_LOL     in58Module U5 Si5345 / currently_not_used
PLL_
RST       
RST / PLL_RSTn      out56
 
Module U5 Si5345
PLL_SEL0      out57
 
Module U5 Si5345
PLL_SEL1      out59
 
Module U5 Si5345
POK_1V8        107Power / currently_not_used
POK_FMC        99FMC Power/ currently_not_used
PROG_B        inout71
 
PS_PROG_B
PSON          out105
 
ATX J20 PS_ON_N
PWR_BTN       in113
 
Power Button S1 or J10
PWRLED_N / LED_Nout111
 
J10 PWR
PWRLED_P / LED_Pout109
 
J10 PWR
PWROK         in100
 
ATX J20 PWROK
RST_BTN       in114
 
Reset Button S2 or J10
S_1 127Beeper/ currently_not_used
SC_IO0 / X0out12
 
Master-Slave SC-Communication / Power Reset
SC_IO1 / X1out13
 
Master-Slave SC-Communication / Power Reset
SC_IO2 / X2out14
 
Master-Slave SC-Communication / currently_not_used
SC_IO3 / X3out20
 
Master-Slave SC-Communication / currently_not_used
SC_IO4 / X4in21
 
Master-Slave SC-Communication / currently_not_used
SC_IO5 / X5in22
 
Master-Slave SC-Communication / currently_not_used
SC_IO6 / X6in23
 
Master-Slave SC-Communication / Sanity check from other CPLD (FMC VADJ Enable)
SC_IO7 / X7       in24
 
Master-Slave SC-Communication / Sanity check from other CPLD (FMC VADJ Enable)
SC_IO8 / dummy       126/ currently_not_used / ! not available on PCB REV2 !
SC2_SW1       in133
 
S5-1 / Boot Mode Selection
SC2_SW2       in138
 
S5-2 / Boot Mode Selection
SD_A_EN       out140
 
Micro SD
SD_B_EN       out122
 
MMC SD
SD_CD / SD_CD_OUTout65
 
SD Card detect to FPGA
SD_CD_B       in143
 
MMC SD
SD_CD_S       in142
 
Micro SD
SEL_SD / SD_SELout62
 
Select SD
SRST_B / SRSTn      out19
 
PS_SRST_B
STAT_LED2 / LED2out98
 
LED D6 Green
STAT_LED3 / LED3out97
 
LED D7 Red
XMOD2_A / XMOD_TXD     out5J12 (XMOD 1)
XMOD2_B / XMOD_RXDin4J12 (XMOD 1)
XMOD2_E  / XMOD_LED   out3J12 (XMOD 1)
XMOD2_G  / XMOD_BTNin2J12 (XMOD 1)

 

Functional Description

JTAG

JTAGENB set carrier board CPLD into the chain for firmware update. For Update set DIP S4-3 to ON.

Power

Enable

Reset

Boot Mode

S4-1S4-2 
ONONDefault, boot from SD/eMMC or SPI Flash if no SD is detected
OFFONBoot mode  PJTAG0
ONOFFBoot from eMMC
OFFOFFBoot mode main  JTAG

RGPIO

LED

Appx. A: Change History and Legal Notices

...