Page History
...
- Xilinx Zynq XC7Z SoC, U5
- 4 Gbit DDR3/L SDRAM, U13
- 4 Gbit DDR3/L SDRAM, U12
- Low-power RTC with battery backed SRAM, U20
- 32 MByte Quad SPI Flash memory, U7
- Red LED (LED1LED2), D5
- Green LED (LED2LED1), D2
- System Controller CPLD, U19
- eMMC NAND Flash, U15
- 4A high-efficiency PowerSoC DC-DC step-down converter (1V), U1
- Green LED (DONE), D4
- B2B connector Samtec Razor Beam™ LSHM-130, JM3
- B2B connector Samtec Razor Beam™ LSHM-150, JM1
- B2B connector Samtec Razor Beam™ LSHM-150, JM2
- Hi-speed USB 2.0 ULPI transceiver, U18
- Gigabit Ethernet (GbE) transceiver, U8
- Low-power programmable oscillator @ 52.000000 MHz (OTG-RCLK), U14
- Low-power programmable oscillator @ 33.333333 MHz (PS-CLK), U6
- Low-dropout regulator (VBATT), U24
- DDR termination regulator, U4
- 1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.5V), U2
- Atmel CryptoAuthentication chip, U10
- 2Kbit UNI/O® serial EEPROM with EUI-48™ node identity, U17
- Low-power programmable oscillator @ 25.000000 MHz (ETH-CLK), U9
- 1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.8V), U3
- 3A PFET load switch with configurable slew rate (3.3V), Q1
...
Variants Currently in Production
...
| Page properties |
|---|
...
|
...
|
...
|
Size
...
Temperature
Range
...
B2B Connector
Height
...
| |
| Note: Only table was changed, chapter must be updated in case of TRM Style update |
| Trenz shop TE0720 overview page | |
|---|---|
| English page | German page |
Table 21: Module variants currently in production.
Technical Specifications
Absolute Maximum Ratings
Parameter | Min | Max |
|---|
Table 21: Module variants currently in production.
Technical Specifications
Absolute Maximum Ratings
Parameter | Min | Max | Units | Reference Document |
|---|---|---|---|---|
VIN supply voltage | -0.3 | 6.5 | V | EP53F8QI datasheet. |
| 3.3VIN supply voltage | -0.1 | 3.75 | V | TPS27082L and LCMXO2-1200HC datasheets. |
| Supply voltage for PS MIO banks | -0.5 | 3.6 | V | See Xilinx DS187 datasheet. |
| I/O input voltage for MIO banks | -0.4 | VCCO_MIO + 0.55 | V | See Xilinx DS187 datasheet. (VCCO_MIO0_500, VCCO_MIO1_501) |
| Supply voltage for HR I/Os banks | -0.5 | 3.6 | V | See Xilinx DS187 datasheet. (VCCIO13, VCCIO33, VCCIO34, VCCIO35) |
| I/O input voltage for HR I/O banks | -0.4 | VCCIO + 0.55 | V | See Xilinx DS187 datasheet. |
Storage temperature | -40 | +85 | °C | - |
| Storage temperature without the ISL12020MIRZ, eMMC Flash and 88E1512 PHY installed | -55 | +100 | °C | NB! Module variants using Nanya SDRAM chips, max temperature limit is +125 °C. |
...
Date | Revision | Contributors | Description | ||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||||
| 2021-06-21 | v.93 | Mohsen Chamanbaz |
| ||||||||||||||||||||||||
| 2019-02-05 | v.92 | John Hartfiel |
| ||||||||||||||||||||||||
2018-07-05 | v.89 | John Hartfiel |
| ||||||||||||||||||||||||
| 2017-11-10 | v.85 | John Hartfiel |
| ||||||||||||||||||||||||
| 2017-09-07 | v.84 | John Hartfiel |
| ||||||||||||||||||||||||
| 2017-08-31 | v.83 | Jan Kumann |
| ||||||||||||||||||||||||
-- | all |
|
|
...
Overview
Content Tools