Versions Compared

Old Version 25

changes.mady.by.user Jan Kumann

Saved on

compared with

New Version 26

changes.mady.by.user Jan Kumann

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

FPGA BankZynq PinSignal NameConnected To
35F13DSI_D0_R_NDSI display connector J4
35F14DSI_D0_R_PDSI display connector J4
35F12DSI_D1_R_NDSI display connector J4
35E13DSI_D1_R_PDSI display connector J4
35E11DSI_C_R_NDSI display connector J4
35E12DSI_C_R_PDSI display connector J4

See also section FPGA IO Banks Pin Mapping, pins DSI_XA and DSI_XB.

Page break

...