Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • 3 x Samtec ASP-122953-01 160-pin stackable, compatible with TE0782TE078x
  • 2 mm MC LB2-A Soldered Connector for power supply (12V input)
  • 4 SMA connectors for MGT
  • 2 x 12 pin headers for XMOD
  • 1 x DIP switch for modules CPLD Access
  • 2 x RJ45 Connector
  • USB A Stacked Connector 
  • Equipped with two TE0790 XMOD FTDI JTAG adapters, TE0790 and TE0790-xxL
  • Voltage regulator for 5V and 3.3Vregulators
  • Dimension: 115 x 115 mm
  • Two preassembled TE0790 XMOD FTDI JTAG adapters

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTEBT0782 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision812
diagramNameTEBT0782_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorFigure_OV_MC
titleTEBT0782 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision8
diagramNameTEBT0782_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth440


Scroll Only

Image Modified


  1. RJ45 Transceivers, J1-J2
  2. USB A Stacked, U7
  3. XMOD JTAG/UART Adapter, J7
  4. JTAG CPLD Adapter -J8
  5. 2 Line Common Mode Choke, J10
  6. Non-isolated power jack (VIN), J9Non-isolated power jack (GND), J11
  7. DIP Switch, S1
  8. SMA Coxial Connectors (MGT_TX), J3-J4
  9. SMA Coxial Connectors (MGT_RX), J5-, J3...J6
  10. Board to Board ConnectorsConnector, JB1...JB3
  11. Board to Board Connector, JB3
  12. Board to Board Connector, JB2

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

The general Reset is provided through button S1 on TE0790 XMOD J7.

Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BNote

RESIN

JBC3-130Board Reset


...

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator Designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

...

Scroll Title
anchorTable_SIP_B2B
titleGeneral I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

B2B ConnectorInterfaceNumber of I/ONotes
JB1








RJ45, J1B-J1C1 Differential pair, 2 Single EndedYellow, Green LEDs
RJ45, J1A4 Differential pair, 8 Single EndedPHY1 MDIO
RJ45, J2B-J2C1 Differential pair, 2 Single EndedYellow, Green LEDs
RJ45, J2A4 Differential pair, 8 Single EndedPHY2 MDIO
TE0790 Base, J84 Single Ended
TE0790 Base, J71 Single Ended
USB A Stacked, U72 Single EndedUSB
Power Switch, U12 Single Ended
SMD Line Filter, L61 Differential pair, 2 Single EndedUSB1_D
SMD Line Filter, L71 Differential pair, 2 Single EndedUSB2_D
ESD protection diode, U51 Single EndedUSB1_VBUS
ESD protection diode, U81 Single EndedUSB2_VBUS
JB2

Module TE078x FPGA, Bank 111-11216 Differential pair, 32 Single EndedMGT_RX8...15, MGT_TX8...15
Module TE078x FPGA, Bank 341 Differential pair, 2 Single Ended

J1_B34_VRP, J1_B34_VRN

Module TE078x FPGA, Bank 341 Differential pair, 2 Single EndedJ1_B33_VRP, J1_B33_VRN
JB3



TE0790 Base, J84 Single EndedM_TCK, M_TMS, M_TDO, M_TDI
TE0790 Base, J7

4 Single Ended

2 Single Ended

1 Single Ended

TCK, TMS, TDO, TDI

UART RX/TX

RESIN

DIP Switch, S1-A1 Single EndedJTAGENB
SMA Coaxial, J3...62 Differential pair, 4 Single EndedMGT_RX0, MGT_TX0
Module TE0782...4 FPGA, Bank 109-11016 Differential pair, 32 Single EndedMGT_RX1...7, MGT_TX0...7

JTAG Interface


XMOD Pin Header

JTAG/UART to Module SoC/FPGA

JTAG JTAGs access to the TEBT0782 TE078x SoM are is available through B2B connector JB3.    JTAG access to the LCMXO2-1200HC System Controller CPLD is provided through B2B connector J3.

Pin J3-136 'JTAGENB' of B2B connector J3 is used to access the JTAG interface of the SC CPLD. Set it high using DIP Switch S1-A in order to program the System Controller CPLD via JTAG interaface.

is provided by TE0790 XMOD Adapter on Pin Header J7.

TDI
Scroll Title
anchorTable_SIP_JTG
title
Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Interface Pins

Signal Name

B2B Connector

Notes
TMS
AXMOD_AJB3C-
142
CPLD JTAG
129UART
BXMOD_BJB3C-
147CPLD JTAGTDO
135UART
CTCKJB3C-
148
141
CPLD JTAGTCK

JB3C-141

CPLD JTAG
JTAG
DTDOJB3C-148JTAG
ECPLD_GPIO4JB1A-18
FTDIJB3C-147JTAG
GRESINJB3C-130General Reset
HTMSJB3C-142JTAG
3.3V3.3V_MJB1- JB3
VIO3.3V_MJB1- JB33.3V


JTAG/ GPIO to Module CPLD

JTAG access to the System Controller CPLD is provided through B2B connector J3. JTAG access to CPLD is provided by TE0790 XMOD Adapter on Pin Header J8.

Pin 'JTAGENB' must be set high, using DIP Switch S1-A in order to program the System Controller CPLD via JTAG interaface.

JTAG
Scroll Title
anchorTable_SIP_JTGCPLDJTG
titleCPLD JTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Interface Pins

Signal Name

B2B Connector

Notes
ACPLD_GPIO0JB1A-10
B
M_TMSJB3B-182JTAG
M_TDIJB3B-187JTAG
M_TDOJB3B-188JTAG
M_TCKJB3B-181
CPLD_GPIO1JB1A-12
CM_TCKJB3B-81
DM_TDOJB3B-88
ECPLD_GPIO2JB1A-14
FM_TDIJB3B-87
GCPLD_GPIO3JB1A-16
HM_TMSJB3B-82
3.3V3.3V_CPLDJB1- JB3
VIO3.3V_CPLDJB1- JB33.3V


DIP Switch S2 on TE0790 must be set and fixed like the following table.

Used as UART RX line
Scroll Title
anchorTable_SIP_UARTJTG_DIP
titleUART PinsXMOD DIP Switch Setting

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue
cellHighlightingtrue

DIP Switch

SettingNotes
S2-1ONJTAGENB (Enable/Disable module JTAG CPLD IOs)
S2-2OFFNC
S2-3OFFNC
S2-4OFFNC

Signal State

B2BNotes
XMOD_AJB3C- 129Used as UART TX line

XMOD_B

JB3C- 135