Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note for Download Link of the Scroll ignore macro:


Scroll Ignore

Download PDF version of this document.


Scroll pdf ignore

Table of Contents

Table of Contents

...

Page properties
hiddentrue
idComments

Note:
 'Key Features' description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

  • 2x Non-isolated power connectors
  • 2x  RJ45 Transceivers
  • 3x Board to Board (B2B) Connectors
  • 2x XMOD JTAG/UART Adaptor
  • 4x SMA Coaxial Connectors
  • DIP Switch
  • 3 x Samtec ASP-122953-01 160-pin stackable, compatible with TE078x
  • 2 mm MC LB2-A Soldered Connector for power supply (12V input)
  • 4 SMA connectors for MGT
  • 2 x 12 pin headers for XMOD
  • 1 x DIP switch for modules CPLD Access
  • 2 x RJ45 Connector
  • USB A Stacked Connector 
  • Equipped with two TE0790 XMOD FTDI JTAG adapters
  • Voltage regulators
  • Dimension: 115 x 115 mm

Block Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTExxxx TEBT0782 block diagram


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision212
diagramNameTEBT0782_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only

Image Modified


Main Components

...

Scroll Title
anchorFigure_OV_MC
titleTExxxx TEBT0782 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision38
diagramNameTEBT0782_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641440


Scroll Only

Image Modified


  1. RJ45 Transceivers, J1-J2
  2. USB A Stacked, U7
  3. XMOD JTAG/UART BaseAdapter, J7
  4. JTAG CPLD Adapter -J8
  5. 2 Line Common Mode Choke, J10
  6. Non-isolated power jack (VIN), J9-J11
  7. DIP Switch, S1
  8. SMA Coxial Connectors (MGT_TX), J3-J4
  9. SMA Coxial Connectors (MGT_RX), J5-, J3...J6
  10. Board to Board ConnectorsConnector, JB1...JB3
  11. Board to Board Connector, JB3
  12. Board to Board Connector, JB2

Initial Delivery State

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash and DDR3 can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

-

-

-


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

The general Reset is provided through button S1 on TE0790 XMOD J7.

Scroll Title
anchorTable_OV_BPRST
titleBoot Reset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE

Signal

State

B2B
Boot Mode
Note
Notes

RESIN

XMOD_B

JBC3-
135
Scroll Title
anchorTable_OV_RST
titleReset process.
Scroll Table LayoutorientationportraitsortDirectionASCrepeatTableHeadersdefaultstylewidthssortByColumn1sortEnabledfalsecellHighlightingtrue

Signal

B2BI/ONote

XMOD_B

JBC3-135

Signals, Interfaces and Pins

130Board Reset


Signals, Interfaces and Pins

Page properties
hiddentrue
id
Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator Designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA Bank
B2B ConnectorInterfaceNumber of I/O
Signal Count
Voltage Level
Notes

...

JTAG access to the TExxxx SoM through B2B connector JMX.

...

anchorTable_SIP_JTG
titleJTAG pins connection

...

JTAG Signal

...

B2B Connector

...

MIO Pins

...

hiddentrue
idComments

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

JB1








RJ45, J1B-J1C1 Differential pair, 2 Single EndedYellow, Green LEDs
RJ45, J1A4 Differential pair, 8 Single EndedPHY1 MDIO
RJ45, J2B-J2C1 Differential pair, 2 Single EndedYellow, Green LEDs
RJ45, J2A4 Differential pair, 8 Single EndedPHY2 MDIO
TE0790 Base, J84 Single Ended
TE0790 Base, J71 Single Ended
USB A Stacked, U72 Single EndedUSB
Power Switch, U12 Single Ended
SMD Line Filter, L61 Differential pair, 2 Single EndedUSB1_D
SMD Line Filter, L71 Differential pair, 2 Single EndedUSB2_D
ESD protection diode, U51 Single EndedUSB1_VBUS
ESD protection diode, U81 Single EndedUSB2_VBUS
JB2

Module TE078x FPGA, Bank 111-11216 Differential pair, 32 Single EndedMGT_RX8...15, MGT_TX8...15
Module TE078x FPGA, Bank 341 Differential pair, 2 Single Ended

J1_B34_VRP, J1_B34_VRN

Module TE078x FPGA, Bank 341 Differential pair, 2 Single EndedJ1_B33_VRP, J1_B33_VRN
JB3



TE0790 Base, J84 Single EndedM_TCK, M_TMS, M_TDO, M_TDI
TE0790 Base, J7

4 Single Ended

2 Single Ended

1 Single Ended

TCK, TMS, TDO, TDI

UART RX/TX

RESIN

DIP Switch, S1-A1 Single EndedJTAGENB
SMA Coaxial, J3...62 Differential pair, 4 Single EndedMGT_RX0, MGT_TX0
Module TE0782...4 FPGA, Bank 109-11016 Differential pair, 32 Single EndedMGT_RX1...7, MGT_TX0...7


XMOD Pin Header

JTAG/UART to Module SoC/FPGA

JTAG access to the TE078x SoM is available through B2B connector JB3.  JTAG access is provided by TE0790 XMOD Adapter on Pin Header J7.

Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

...

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

...

anchorTable_OBP_MIOs
titleMIOs pins

...

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs
Page properties
hiddentrue
idComments

Notes :

In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/

JTAG Interface Pins

Designator
Signal Name

B2B Connector

Notes

Quad SPI Flash Memory

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

...

anchorTable_OBP_SPI
titleQuad SPI interface MIOs and pins
AXMOD_AJB3C-129UART
BXMOD_BJB3C-135UART
CTCKJB3C-141JTAG
DTDOJB3C-148JTAG
ECPLD_GPIO4JB1A-18
FTDIJB3C-147JTAG
GRESINJB3C-130General Reset
HTMSJB3C-142JTAG
3.3V3.3V_MJB1- JB3
VIO3.3V_MJB1- JB33.3V


JTAG/ GPIO to Module CPLD

JTAG access to the System Controller CPLD is provided through B2B connector J3. JTAG access to CPLD is provided by TE0790 XMOD Adapter on Pin Header J8.

Pin 'JTAGENB' must be set high, using DIP Switch S1-A in order to program the System Controller CPLD via JTAG interaface.

...

Scroll Title
anchorTable_OBP_RTC
titleI2C interface MIOs and pins
Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue
MIO PinSchematicU? PinNotes
Scroll Title
anchorTable_OBPSIP_I2C_RTCCPLDJTG
titleI2C Address for RTCCPLD JTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinI2C AddressDesignatorNotes

...

anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

JTAG Interface Pins

Signal Name

B2B Connector

Notes
ACPLD_GPIO0JB1A-10
BCPLD_GPIO1JB1A-12
CM_TCKJB3B-81
DM_TDOJB3B-88
ECPLD_GPIO2JB1A-14
FM_TDIJB3B-87
GCPLD_GPIO3JB1A-16
HM_TMSJB3B-82
3.3V3.3V_CPLDJB1- JB3
VIO3.3V_CPLDJB1- JB33.3V


DIP Switch S2 on TE0790 must be set and fixed like the following table.

...

anchorTable_OBP_I2C_EEPROM
titleI2C address for EEPROM

...

LEDs

Scroll Title
anchorTable_OBPSIP_JTG_LEDDIP
titleOn-board LEDsXMOD DIP Switch Setting

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicColorConnected toActive LevelNote

DDR3 SDRAM

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3)

The TE???? SoM has ??? GByte volatile DDR3 SDRAM IC for storing user application code and data.

  • Part number: 
  • Supply voltage:
  • Speed: 
  • NOR Flash
  • Temperature: 

Ethernet

DIP Switch

SettingNotes
S2-1ONJTAGENB (Enable/Disable module JTAG CPLD IOs)
S2-2OFFNC
S2-3OFFNC
S2-4OFFNC


RJ45 Connectors

Scroll Title
anchorTable_OBPSIP_ETHRJ45
titleEthernet PHY to Zynq SoC connectionsRJ45s Connections to B2B Connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank
Signal Name
ETH1ETH2Signal Description