Versions Compared

Old Version 18

changes.mady.by.user Jan Kumann

Saved on

compared with

New Version 19

changes.mady.by.user Jan Kumann

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Only (inline)
Refer to https://wiki.trenz-electronic.de/display/PD/TE0720+TRM for online version of this manual and additional technical documentation of the product.
 The Trenz Electronic TE0720 is an industrial-grade SoM (System on Module) based on Xilinx Zynq-7000 SoC (XC7Z020) with up to 1 GB of DDR3/L SDRAM, 32MB of SPI flash memory, Gigabit Ethernet PHY transceiver, a USB PHY transceiver and powerful switching-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking strips. See also Variants Currently in Production section.

...

Ethernet PHY to B2B connections

 PHY SignalB2B Connector Pin
SOUT_NJM3-1
SOUT_PJM3-3
SIN_NJM3-2
SIN_PJM3-4
PHY_MDI0_PJM1-4
PHY_MDI0_NJM1-6
PHY_MDI1_PJM1-10
PHY_MDI1_NJM1-12
PHY_MDI2_PJM1-16
PHY_MDI2_NJM1-18
PHY_MDI3_PJM1-22
PHY_MDI3_NJM1-24

USB Interface

USB PHY is provided by USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501. The I/O voltage is fixed at 1.8V and reference clock input of the PHY is supplied from the on-board 52.000000 MHz oscillator (U14).

...

Ethernet PHY to FPGA/CPLD connections

PHY SignalZynq PS SignalSC CPLD Pin  PHY SignalZynq PS SignalSC CPLD Pin
ETH-MDCMIO52L14 ETH-TXD2MIO19-
ETH-MDIOMIO53K14 ETH-TXD3MIO20-
PHY_LED0-F14 ETH-TXCTLMIO21-
PHY_LED1-D12 ETH-RXCKMIO22-
PHY_LED2-C13 ETH-RXD0MIO23-
PHY_CONFIG-C14 ETH-RXD1MIO24-
ETH-RST-E14 ETH-RXD2MIO25-
ETH-TXCKMIO16- ETH-RXD3MIO26-
ETH-TXD0MIO17- ETH-RXCTLMIO27-
ETH-TXD1MIO18- CLK_125MHZ-G13

Page break

RTC - Real Time Clock

...