Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

eMMC NAND Flash (U15) is connected to the Zynq PS MIO bank 501 pins MIO46..MIO51 (see also Variants Currently in Production for options). Depending on the module variant, different make and model of eMMC chips are available.

Gigabit Ethernet

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signalling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U9), the 125MHz output clock signal CLK_125MHZ is connected to the pin G13 of the System Controller CPLD chip (U19).

...

Hi-speed USB ULPI PHY is provided by with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section. The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U14).

...

A Microchip 2Kbit 11AA02E48 serial EEPROM (U17) is connected to the System Controller CPLD pin M14 via single-I/O UNI/O serial interface and contains pre-programmed globally unique 48-bit node address which is compatible with EUI-48TM specification. Upper Chip is programmed at the factory with a globally unique node address stored in the upper 1/4 of the memory array contains 48-bit node address and is write-protected through the STATUS register. The remaining 1,536 bits are available for application use.

Atmel CryptoAuthentication Chip

The ATSHA204A Atmel CryptoAuthenticationTM chip (U10) is connected to the System Controller CPLD pin N14 via single-wire interface providing various security functions and features such as anti-counterfeiting, firmware/media protection, password validation, secure session key exchanging, secure data storage and more. Refer to the product datasheet for more information.

Clocking

SourceSignalFrequencyDestinationPin NameNotes
U6

PS-CLK

33.333333 MHz

U5

PS_CLK_500

Zynq SoC PS subsystem main clock.

U14

OTG-RCLK

52.000000 MHz

U18

REFCLK

USB3320C PHY reference clock.

U9ETH-CLK25.000000 MHzU8XTAL_IN88E1512 PHY reference clock.

...