Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Table 3: Overview of MGT banks lanes routed to the FMC connector.

 

Page break

The FMC connector provides JTAG and I2C interfaces to the System Controller CPLD:

...

Table 12: Clock generator sources overview.

Page break

Programmable PLL Clock (Phase-Locked Loop)

...