Page History
...
PSON signal will be enabled/disabled after delay, when Power Button is pressed. Power Button is debounced.
Stage | Power Enable Signal | Enable Power domain | Note |
---|---|---|---|
1 | PSON | ATX PSON (12V from ATX power supply) | Signal will be enabled/disabled after delay, when Power Button is pressed.Power Button is debounced. |
2 | PWROK(ATX Power) | 5V_EN (5V) | Note 1: If S4-4 is on, 5V is always on. S4-4 must be on, if TEBF0808 is used with external 12V instead of ATX Power. |
2 | PWROK | MOD_EN (Module 3.3V), EN_LPD, EN_FPD, EN_PL | Module B2B connector Main Power and enables |
3 | PG_FPD | EN_DDR, EN_PLL_PWR, EN_PSGTR | Module periphery power |
3 | PG_PL | EN_GT_R, EN_GT_L | Module periphery power |
4 | PG_FPD and PG_PL | PER_EN(Periphery 3.3V), EN_1V8(Periphery 1.8V), PCI_SFP_EN (PCIe and SFP) | Carrier periphery power |
4 | PWROK and PG_FPD and PG_PL and PSON and Master CPLD status | FMC_EN (FMC VADJ) | FMC VADJ |
5 | PWROK and PG_FPD and PG_PL and PSON and POK_FMC(VADJ) | FMC_PG_C2M | FMC supply power status to FMC connector |
Note: Power Status is visible on LEDs, see LED section
...
RGPIO Pin from FPGA | Value |
---|---|
0 | PLL_RSTn |
1 | PERSTn |
2 | FMC_FAN_EN |
7 | LED_N |
8 | LED_P |
9 | HDLED_N |
10 | HDLED_P |
12-23 | unused |
24-27 | reserved |
28-31 | Interface detection |
LED
LED2 D6 Green (near FAN1 connector on PCB) |
---|
Power Flags | Blink Sequence | Comment |
---|---|---|
PWROK | ******** | ATX Power failed or PCB is powered off |
PG_LPD | *****ooo | Module Low Power Domain failed |
PG_FPD | ****oooo | Module Full Power Domain failed |
PG_PL | ***ooooo | Module PL Power Domain failed |
POK_1V8 or POK_FMC | **oooooo | Carrier 1V8 or FMC VADJ Power Domain failed |
PG_DDR='0' or PG_GT_L='0' or PG_GT_R='0' or PG_PSGT='0' or PG_PLL='0' | *ooooooo | Module DDR, PL GT, PS GT or PLL Power Domain failed |
OFF | All Ready |
LED3 D7 Red (near FAN1 connector on PCB) |
---|
Bode Mode | Blink Sequence | Comment |
---|---|---|
Error | ******** | ATX Power failed or PCB is powered off |
JTAG | *****ooo | Module Low Power Domain failed |
PJTAG0 | ****oooo | Module Full Power Domain failed |
eMMC | ***ooooo | Module PL Power Domain failed |
SPI Boot | **oooooo | Carrier 1V8 or FMC VADJ Power Domain failed |
This Chapter need redesign for CPLD REV06
...
SD Boot | *ooooooo | Module DDR, PL GT, PS GT or PLL Power Domain failed |
ON | Reset is on |
XMOD LED Red (XMOD1 on J12 with green dot) | ||
---|---|---|
Status | Blink Sequence | Comment |
PS_INIT_B | ******** | Indicates the PS is initialized after a power-on reset (POR). |
PS_ERROR_OUT | *****ooo | The PS_ERROR_OUT signal is asserted for accidental loss of power, an error, or an exception in the PMU. |
DONE | ON or OFF | Indicates the PL configuration is completed (LED is OFF). |
LED_P/N (BLUE Power LED on enclosure) | ||
---|---|---|
Status/ User | Blink Sequence | Comment |
Power | ******** (slow blink) | Indicate board is powered off. |
RGPIO controlled | User Defined | RGPIO 14 and 15, if RGPIO is active. |
MIO40 | User Defined | MIO40, if RGPIO is deactivated |
HDLED_P/N (Red HD LED on enclosure) | ||
---|---|---|
Status/ User | Blink Sequence | Comment |
PS_INIT_B | ******** | Indicates the PS is initialized after a power-on reset (POR). |
PS_ERROR_OUT | *****ooo | The PS_ERROR_OUT signal is asserted for accidental loss of power, an error, or an exception in the PMU. |
ERR_STAT | ****oooo | The PS_ERROR_STATUS indicates a secure lockdown state. Alternatively, it can be used by the PMU firmware to indicate system status. |
RGPIO controlled | User Defined | RGPIO 16 and 17, if RGPIO is active |
SC0 | User Defined | SC0 (PL IO), if RGPIO is deactivated |
Blink Frequency:
Blink Sequence | Comment |
---|
*slow_blink: ~0,7 Hz
*mode_blink:
...
******** | ~5,8 Hz |
...
*****ooo | ~0,7 Hz, duty cycle 5/8 |
...
****oooo | ~0,7 Hz, duty cycle 4/8 |
...
***ooooo | ~0,7 Hz, duty cycle 3/8 |
...
**oooooo | ~0,7 Hz, duty cycle 2/8 |
...
*ooooooo | ~0,7 Hz, duty cycle 1/8 |
Appx. A: Change History
Revision Changes
...