Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The module provides four 2x6 female PMOD connectors. Two of the headers (P2 and P3) are arranged to use as dual 12 pin PMOD. According to the standard on all four headers Pin 5 and 11 are connected to ground, 6 and 12 to 3.3V.

FPGA SoC SignalPin

Label

PMOD  Signal

PMOD  Signal
PMOD Pin
MSIO71PB7U2-F3
P1
PB-01
PB
P1-
01
1
MSIO71NB7U2-F4
P1
PB-02
PB
P1-
02
2
MSIO68NB7U2-E3
P1PC
PB-03P1-3
MSIO80NB7U2-H4
P1PD
PB-04P1-4
MSIO75PB7U2-G4
P1
PB-05P1-7
MSIO70PB7U2-E1
P1
PB-06P1-8
MSIO67NB7U2-E5
P1
PB-07P1-9
MSIO78NB7U2-G3
P1

PB-08

P1-10
MSIO79PB7U2-G1
P2
PC-01

P2-1

MSIO79NB7U2-F1
P2
PC-02P2-2
MSIO70NB7U2-E2
P2
PC-03P2-3
MSIO64PB7U2-C1
P2
PC-04P2-4
MSIO78PB7U2-G2
P2
PC-05P2-7
MSIO70PB7U2-E1
P2
PC-06P2-8
MSIO68PB7U2-D2
P2

PC-07

P2-9
MSIO64NB7U2-C2
P2

PC-08

P2-10
MSIO117NB4U2-Y16
P3
PA-01P3-1
MSIO117PB4U2-Y15
P3
PA-02P3-2
MSIO112PB4U2-W13
P3
PA-03
MSIO110PB4
P3-3
MSIO110PB4U2-V12
P3
PA-04P3-4
MSIO118PB4U2-W15
P3
PA-05P3-7
MSIO112NB4U2-W14
P3
PA-06P3-8
MSIO105NB4U2-Y13
P3
PA-07P3-9
MSIO105NB4U2-Y13
P3
PA-08P3-10
MSIO4PB2U2-P20
P4
PD-01P4-1
MSIO3NB2U2-R20
P4
PD-02P4-2
MSIO2NB2U2-T19
P4
PD-03P4-3
MSIO0PB2U2-V20
P4
PD-04P4-4
MSIO6NB2U2-P19
P4
PD-05
MSIO3PB2
P4-7
MSIO3PB2U2-T20
P4
PD-06P4-8
MSIO1NB2U2-U19
P4
PD-07P4-9
MSIO0NB2U2-V19
P4
PD-08P4-10

JTAG Interface

JTAG access to the SoC components is provided through the micro usb connector via the FTDI usb to UART bridge. Depending on the jumper J6 the JTAGSEL signal SW3 switches the JTAG interface to either the FPGA fabric TAP (openOPEN, high) or the Cortex-M3 JTAG debug interface (closedCLOSED, low). JTAG signals are powered by 3.3V.

FTDI signal

pin

JTAG Signal

Microsemi SmartFusion2 SoC FPGA pin

ADBUS0U3-12TCKU2-W19
ADBUS1U3-13TDIU2-V16
ADBUS2U3-14TDOU2-Y20
ADBUS3U3-15TMSU2-V17

...

Table 6: SD Card interface signals and connections.

Ethernet Interface

On board Gigabit Ethernet PHY is provided with ...

Ethernet PHY connection

...

Table x: ...

I2C Interface

On-board I2C devices are connected to MIO.. and MIO.. which are configured as I2C... by default. I2C addresses for on-board devices are listed in the table below:

...

Table x: I2C slave device addresses.

On-board Peripherals

HTML
<!--
Components on the Module, like Flash, PLL, PHY...
  -->

DDR Memory

TEM0002 has 1Gb industrial grade DDR3 SDRAM (U5) in a 16-bit wide memory bus providing total of 128 MBytes of on-board RAM.

The Datasheet notes 800 MHz clocking resulting in 1600 Mb/s data rate and timing specification of 11-11-11 (CL-TRCD-TRP).

Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY (J2) is provided by  Microsemi VSC8531 chip (U1). The Ethernet PHY RGMII interface is connected to Bank 6 of the Microsemi SOC. I/O voltage is fixed at 1.5V. The reference clock input of the PHY is supplied from an external 25.000000 MHz oscillator (U11).

Oscillators

The module has following reference clock signals provided by on-board oscillators:

...

25.000 MHz

...

SmartFusion2 SoC U2-Y12 Bank 4

Table : Reference clock signals.

In REV02, Y1 will be replaced by a 12MHz crystal.

On-board LEDs

...

U2-H5 Bank 7, U2-F6 Bank 7, U2-H6 Bank 7

PHY PinSignalMicrosemi SmartFusion2 SoC signalPinNotes
U1-25ETH_TXCKMSIOD84PB6U2-K7
U1-23

ETH_TXCTL

MSIOD87NB6U2-K3
U1-26ETH_TXD0MSIOD93PB6U2-L1
U1-28ETH_TXD1MSIOD97NB6U2-M2
U1-29ETH_TXD2MSIOD97PB6U2-M1
U1-30ETH_TXD3MSIOD95PB6U2-M3
U1-22ETH_RRXCKMSIOD84PB6U2-J2
U1-21ETH_RRXCTLMSIOD93NB6U2-K1
U1-20ETH_RRXD0MSIOD86PB6U2-K5

U1-18

ETH_RRXD1MSIOD82PB6

U2-H1


U1-17ETH_RRXD2MSIOD82NB6U2-H2
U1-16ETH_RRXD3MSIOD83PB6U2-J4
U1-31ETH_MDCMSIOD99PB6U2-N1
U1-33ETH_MDIOMSIOD99NB6U2-N2
U1-34

ETH_MDINT

MSIOD98PB6U2-N4
U1-35ETH_RSTMSIO114PB4U2-R13
U1-36PHY_RCLKOUTMSIO102NB4/CCC_NE1_CLKIOU2-W10
U1-39PHY_LED0MSIO104NB4U2-U11
U1-38PHY_LED1MSIO116PB4U2_T14

Table 7: Ethernet PHY signals and connections.

I2C Interface

There are no on-board I2C devices.  For Raspberry Pi compability the device detection I2C bus is routed from the header J8-27/28 to Bank 1 U2-A20/A19 (SDA/SCL). 

I2C DeviceI2C AddressNotes
Header J80x50Device detection.

Table 8: I2C slave device addresses.

On-board Peripherals

HTML
<!--
Components on the Module, like Flash, PLL, PHY...
  -->


DDR Memory

TEM0002 has 1Gb industrial grade DDR3 SDRAM (U5) in a 16-bit wide memory bus providing total of 128 MBytes of on-board RAM.

The Datasheet notes 800 MHz clocking resulting in 1600 Mb/s data rate and timing specification of 11-11-11 (CL-TRCD-TRP).

Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY (J2) is provided by  Microsemi VSC8531 chip (U1). The Ethernet PHY RGMII interface is connected to Bank 6 of the Microsemi SOC. I/O voltage is fixed at 1.5V. The reference clock input of the PHY is supplied from an external 25.000000 MHz oscillator (U11).

Oscillators

The module has following reference clock signals provided by on-board oscillators:

Clock SourceSchematic NameFrequencyClock Destination
Crystal CX3225CA25000D0HSSCCY1

25.000 MHz

SmartFusion2 SoC U2 Main XTAL
Crystal ECX-31BY232.768 KHzSmartFusion2 SoC U2 AUX XTAL
SiTime SiT8008AI oscillatorU1125.000000 MHzGb Ethernet Copper PHY U1A
SiTime SiT8008AI oscillatorU1425.000000 MHz

SmartFusion2 SoC U2-Y12 Bank 4

Table 9: Reference clock signals.

In REV02, Y1 will be replaced by a 12 MHz crystal.

On-board LEDs

LED ColorConnected toDescription and Notes
D1RedU2-G16 Bank 1
D2GreenU2-G17 Bank 1
D3RGB

U2-H5 Bank 7, U2-F6 Bank 7, U2-H6 Bank 7


J2Green, YellowU2-Y10 Bank 4, U2-U12 Bank 4Ethernet: LED1A, LED1B
J2Green, YellowU2-V14 Bank 4, U2-U14 Bank 4Ethernet: LED2A, LED2B

Table 10: On-board LEDs.

Power and Power-On Sequence

There is no specific power on Sequence. Just supply with 5V via the micro USB J1 or the J5 PWR_IN with current rating sufficient for your Design.

HTML
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
  -->

Power Consumption

The maximum power consumption of a module mainly depends on the design running on the FPGA.

Power InputTypical Current
VINTBD*
3.3VINTBD*

Table 11: Typical power consumption.


 * TBD - To Be Determined soon with reference design setup.

Power supply with minimum current capability of ...A for system startup is recommended.

For the lowest power consumption and highest efficiency of the on-board DC-DC regulators it is recommended to power the module from one single 3.3V supply. All input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.

Power Distribution Dependencies



Figure : Module power distribution

...

Table : On-board LEDs.

Power and Power-On Sequence

HTML
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
  -->

Power Consumption

The maximum power consumption of a module mainly depends on the design running on the FPGA.

...

Table : Typical power consumption.

 * TBD - To Be Determined soon with reference design setup.

Power supply with minimum current capability of ...A for system startup is recommended.

For the lowest power consumption and highest efficiency of the on-board DC-DC regulators it is recommended to power the module from one single 3.3V supply. All input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.

Power Distribution Dependencies

Regulator dependencies and max. current.

Put power distribution diagram here...

Figure : Module power distribution diagram.

See Xilinx data sheet ... for additional information. User should also check related base board documentation when intending base board design for TE07xx module.

Power-On Sequence

The TE07xx SoM meets the recommended criteria to power up the Xilinx Zynq MPSoC properly by keeping a specific sequence of enabling the on-board DC-DC converters dedicated to the particular functional units of the Zynq chip and powering up the on-board voltages.

Following diagram clarifies the sequence of enabling the particular on-board voltages, which will power-up in descending order as listed in the blocks of the diagram:

Put power-on diagram here...

Figure : Module power-on diagram.


Voltage Monitor Circuit

...

 Module VariantFPGA / SoC

Operating Temperature

Temperature Range
 TE0710-02-35-2CFXC7A35T-2CSG324C0°C to +70°CCommercial
TE0715-04-30-3EXC7Z030-3SBG485E0°C to +85°CExtended
TEM0002-01M2S0100°C TE0841-01-035-1IXCKU035-1SFVA784I–40°C to +85°CIndustrial
........
commercial

Table : Module variants.

Technical Specifications

...

Table : Module absolute maximum ratings.

...

.

Recommended Operating Conditions

ParameterMinMaxUnitsReference Document
VIN supply voltage



Operating temperature

Table : Module recommended operating conditions.

...





Table : Module recommended operating conditions.

Operating Temperature Ranges

Commercial Industrial grade: 0°C to +70°C.Extended grade: 0°C to +85°C.

Industrial grade: -40°C to +85°C.

Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

...

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Put picture of actual PCB showing model and hardware revision number here...board together with the module model number separated by the dash.

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNamePic_REV_number
simpleViewerfalse
width200
diagramWidth1572
revision1

Figure : Module hardware revision number.

...

Date

Revision

Contributors

Description

Page info
infoTypeModified modified-datemodified- date
dateFormatyyyy-MM-dd

John Hartfiel

typeFlat

Under construction.Remove Link to Download

2017-05-30

v.1

Jan Kumann

Initial document.


all

Jan Kumann, John Hartfiel


...