Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The Trenz Electronic TEC0850 is an industrial-grade MPSoC SoM integrating a Xilinx Zynq UltraScale+ MPSoC, with 64-bit wide SODIMM DDR4 SDRAM, max. Dual 512 MByte Flash memory for configuration and operation. 24 Gigabit transceivers on PL side and 4 PS side. Powerful switch-mode power supplies for all onboard voltages. A large number of configurable I/Os. 3U form factor.

Power supply

Board takes power from J1E connector. Voltage is 12V maximum current 6.65A. See TEC0850 TRM for details.drawio

DIP-Switches

...

S1

...

Switch

...

Description

...

1SC JTAGEN (OFF: MAX 10, ON SoC)
2EEPROM WP (Write protect, ON active)
3FPGA PUDC (ON: internal pull-up resistors enabled, OFF: floating)
4SC Switch (Reserved for future use)

S2

DIP-Switches

S1

SwitchDescription
1Boot Mode 03
2Boot Mode 12
3Boot Mode 21
4Boot Mode 30

See Zynq UltraScale+ Device Technical Reference Manual page 236 for full boot modes description. Most common modes are

Boot ModeSW1SW2:41SW1SW2:32SW1SW2:23SW1SW2:14
JTAG Boot ModeONONONON
Quad-SPIONONOFFONOFF
SD CardONOFFONOFFOFF

S2

...

LEDs

LEDSignalChipPinDescription
Front panel LED 1 (Red)LED_FP_1FPGA U1AF15PL User defined LED
Front panel LED 2 (Green) LED_FP_2FPGA U1AG15PL User defined LED
Front panel LED 3 (Green) LED_FP_3FPGA U1AE15PL User defined LED
Front panel LED 4 (Green) LED_FP_4SC U18M4Power Good


JTAG/UART

Board has USB-UART bridge based on FTDI FT2232 chip. Use of this feature requires that USB driver is installed on your host PC. UART0 with MIO 22 .. 23 should be selected in "Zynq UltraScale+ MPSoC" configuration.

Connected device depends on JTAGEN DIP (S1-1)

draw.io Diagram
bordertrue
viewerToolbartrue
fitWindowfalse
diagramNameUART and JTAG
simpleViewerfalse
width
diagramWidth641
revision3

Reference Designs

TEC0850 Reference Designs

Notes