You are viewing an old version of this page. View the current version.
Compare with Current
View Page History
« Previous
Version 8
Next »
Overview
The Trenz Electronic TEC0850 is an industrial-grade MPSoC SoM integrating a Xilinx Zynq UltraScale+ MPSoC, with 64-bit wide SODIMM DDR4 SDRAM, max. Dual 512 MByte Flash memory for configuration and operation. 24 Gigabit transceivers on PL side and 4 PS side. Powerful switch-mode power supplies for all onboard voltages. A large number of configurable I/Os. 3U form factor.
Power supply
See TEC0850 TRM.
eyJleHRTcnZJbnRlZ1R5cGUiOiIiLCJnQ2xpZW50SWQiOiIiLCJjcmVhdG9yTmFtZSI6Ik9sZWtzYW5kciBLaXllbmtvIiwib3V0cHV0VHlwZSI6ImJsb2NrIiwibGFzdE1vZGlmaWVyTmFtZSI6Ik9sZWtzYW5kciBLaXllbmtvIiwibGFuZ3VhZ2UiOiJlbiIsInVpQ29uZmlnIjoiIiwiZGlhZ3JhbURpc3BsYXlOYW1lIjoiIiwic0ZpbGVJZCI6IiIsImF0dElkIjoiNTgyMjk4MjkiLCJkaWFncmFtTmFtZSI6IlBvd2VyIHN1cHBseSIsImFzcGVjdCI6IiIsImxpbmtzIjoiYXV0byIsImNlb05hbWUiOiJURUMwODUwIEdldHRpbmcgU3RhcnRlZCIsInRic3R5bGUiOiJ0b3AiLCJjYW5Db21tZW50IjpmYWxzZSwiZGlhZ3JhbVVybCI6IiIsImNzdkZpbGVVcmwiOiIiLCJib3JkZXIiOnRydWUsIm1heFNjYWxlIjoiMSIsIm93bmluZ1BhZ2VJZCI6NTgyMjk3MjQsImVkaXRhYmxlIjpmYWxzZSwiY2VvSWQiOjU4MjI5ODY3LCJwYWdlSWQiOiIiLCJsYm94Ijp0cnVlLCJzZXJ2ZXJDb25maWciOnsiZW1haWxwcmV2aWV3IjoiMSJ9LCJvZHJpdmVJZCI6IiIsInJldmlzaW9uIjoxLCJtYWNyb0lkIjoiMDE3NjUzMWUtMDliMi00ZWZlLTg4ODgtODhmYTg5M2Y2ZDgxIiwicHJldmlld05hbWUiOiJQb3dlciBzdXBwbHkucG5nIiwibGljZW5zZVN0YXR1cyI6Ik9LIiwic2VydmljZSI6IiIsImlzVGVtcGxhdGUiOiIiLCJ3aWR0aCI6IjYwOSIsInNpbXBsZVZpZXdlciI6ZmFsc2UsImxhc3RNb2RpZmllZCI6MTUzNTQ1MjUyODAwMCwiZXhjZWVkUGFnZVdpZHRoIjpmYWxzZSwib0NsaWVudElkIjoiIn0=
DIP-Switches
S1
Switch | Description |
---|
1 | Boot Mode 0 |
2 | Boot Mode 1 |
3 | Boot Mode 2 |
4 | Boot Mode 3 |
See Zynq UltraScale+ Device Technical Reference Manual page 236 for full boot modes description. Most common modes are
Boot Mode | SW1:4 | SW1:3 | SW1:2 | SW1:1 |
---|
JTAG Boot Mode | ON | ON | ON | ON |
Quad-SPI | ON | ON | ON | OFF |
SD Card | ON | ON | OFF | OFF |
S2
Switch | Description |
---|
1 | SC JTAGEN |
2 | EEPROM WP (Write protect) |
3 | FPGA PUDC |
4 | SC Switch (Reserved for future use) |
LEDs
LED | Signal | Chip | Pin | Description |
---|
Front panel LED 1 (Red) | LED_FP_1 | FPGA U1 | AF15 | PL User defined LED |
Front panel LED 2 (Green) | LED_FP_2 | FPGA U1 | AG15 | PL User defined LED |
Front panel LED 3 (Green) | LED_FP_3 | FPGA U1 | AE15 | PL User defined LED |
Front panel LED 4 (Green) | LED_FP_4 | SC U18 | M4 | Power Good |
JTAG/UART
eyJleHRTcnZJbnRlZ1R5cGUiOiIiLCJnQ2xpZW50SWQiOiIiLCJjcmVhdG9yTmFtZSI6Ik9sZWtzYW5kciBLaXllbmtvIiwib3V0cHV0VHlwZSI6ImJsb2NrIiwibGFzdE1vZGlmaWVyTmFtZSI6Ik9sZWtzYW5kciBLaXllbmtvIiwibGFuZ3VhZ2UiOiJlbiIsInVpQ29uZmlnIjoiIiwiZGlhZ3JhbURpc3BsYXlOYW1lIjoiIiwic0ZpbGVJZCI6IiIsImF0dElkIjoiNTgyMjk4MDIiLCJkaWFncmFtTmFtZSI6IlVBUlQgYW5kIEpUQUciLCJhc3BlY3QiOiIiLCJsaW5rcyI6ImF1dG8iLCJjZW9OYW1lIjoiVEVDMDg1MCBHZXR0aW5nIFN0YXJ0ZWQiLCJ0YnN0eWxlIjoidG9wIiwiY2FuQ29tbWVudCI6ZmFsc2UsImRpYWdyYW1VcmwiOiIiLCJjc3ZGaWxlVXJsIjoiIiwiYm9yZGVyIjp0cnVlLCJtYXhTY2FsZSI6IjEiLCJvd25pbmdQYWdlSWQiOjU4MjI5NzI0LCJlZGl0YWJsZSI6ZmFsc2UsImNlb0lkIjo1ODIyOTg2NywicGFnZUlkIjoiIiwibGJveCI6dHJ1ZSwic2VydmVyQ29uZmlnIjp7ImVtYWlscHJldmlldyI6IjEifSwib2RyaXZlSWQiOiIiLCJyZXZpc2lvbiI6MywibWFjcm9JZCI6Ijg5YzA0NGU2LThkNmQtNDA0Zi04MjgxLWI4YjM2YTg3ZTE0YiIsInByZXZpZXdOYW1lIjoiVUFSVCBhbmQgSlRBRy5wbmciLCJsaWNlbnNlU3RhdHVzIjoiT0siLCJzZXJ2aWNlIjoiIiwiaXNUZW1wbGF0ZSI6IiIsIndpZHRoIjoiNjQxIiwic2ltcGxlVmlld2VyIjpmYWxzZSwibGFzdE1vZGlmaWVkIjoxNTM1NDM5MDI1MDAwLCJleGNlZWRQYWdlV2lkdGgiOmZhbHNlLCJvQ2xpZW50SWQiOiIifQ==
Reference Designs
Notes