Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  1. Select Voltage VCCA_SD of 4x5 module bank where SD-Card is connected by Jumper J7 (1-2 →3.3V; 2-3 1.8V). Compare TRM of actually used 4x5 module.
  2. Select VCCIOA Voltage by setting J4 (1-2 →3.3V; 2-3 1.8V). If both FFA and FFB are not used any setting is ok. Do not leave open (communication of 4x5 module with TEF1002 CPLD is only possible with availabe VCCIOA)!

  3. DipSettingNote
    S1
    Push button configured as reset

    S2-1

    OFF

    FMC _VADJ OFF. The choice OFF, ON, OFF selects 1.8V FMC_VADJ, wich is a valid bank power for TE0720.


    S2-2OFF
    S2-3OFF
    S2-4ONSelects 4x5 module SOC/FPGA JTAG
    S2-5ON
    S2-6OFF
    S2-7ONModule  power enable.
    S2-8ONUse extended power sequenzing.
    S3-1OFF/ONFor Zynq modules: Primary Boot Mode SD/QSPI.
    S3-2OFFON for TE0720 (overide automatic enable FMC__VADJ). For TE0720 bank bank 34 has to be powerded to start up. Therefore FMC VADJ has to be set to a valid value e.g. 1.8V 


  4. Connect 12V ATX connector
  5. Connect mico USB J10 to PC
  6. Use Xilinx JTAG tools to programm FPGA or  for Zynq modules use micro SD Card.
  7. Use e.g. Putty on PC to check for UART interactions.

...

Single 12V power supply with minimum current capability of 3A is recommended to power on the board via the 6-pin PCI-E ATX connector

DIP-Switches and Push Buttons

...

Select dip switch settings according to the attached 4x5 module and your needs.There is a switch (S??) which is connected to RESET signal, it resets the system entirely.

Compare Dip switch setting with TRM of your module and table in TRM of TEF1002

Scroll Title
anchorTable_DIP_PB
titleDIP Switches /Push Buttons

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

DesignatorB2BActive Level






...