We provide PetaLinux template projects instead of BSPs for our modules. This template are included in our reference design in the subfolder (os/petalinux).
open existing init.tcl (create new one if not exist) in one of this locations:
C:/Xilinx/Vivado/<version>/scripts/ or
C:/Users/<user>/AppData/Roaming/Xilinx/Vivado/
Add line: enable_beta_device *
Now Vivado check all Beta Devices, but only Devices with valid license are visible. With Beta Device enable, Vivado need longer startup. Select special beta device is supported too. See Xilinx Forum: Synthesis Failure for ZCU102
Expand
title
"ERROR: [Labtools 27-3165] End of startup status: LOW" after FPGA programming
Insufficient external power supply can cause this issue. If power supply is insufficient, module restarts and FPGA content is erased. Vivado did not recognize this.
Expand
title
"ERROR: [Labtools 27-2269] No devices detected on target localhost:..." after JTAG connection via Vivado HW-Manager
Please check following:
Xilinx Programming Cable drivers are installed correctly
"hw_server.exe" is terminated on task manage after all xilinx programs are closed. (if not kill this process or restart PC)
Board Power Supply is sufficient and on
JTAG USB Cable is connected to module and PC
...
Expand
...
title
QSPI Flash access in QUAD Read mode failed
Check if the Quad Enable (QE) bit in the Configuration Register of the flash is set to 1. If the QE-Bit is set or not depends on the last access to the flash.
This will be done automatically, when you configure Flash with Vivado or SDK and Flash in the design is specified as X4.
This will be not always done automatically, when you use other software to get access. For example Xilinx barmetal lib doesn't check if the QE bit is set or not.