Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

Configuration must be set through CPLD by setting MODE0...3 signals.

Scroll Title
anchorTable_OV_BP
titleBoot process.

scroll-tablelayout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
stylewidths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE Signal State

Boot Mode
tablelayout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE[0:3]

Boot ModeConnected toNote

0000

PS_JTAG

JTAGPSJTAG Interface
0001Quad SPI (24b)MIO0...12QSPI 24bit addressing
0010Quad SPI (32b)MIO0...12QSPI 32bit addressing
0011SD0 2.0MIO13...25SD 2.0
0100NAND
Requires 8 bit data bus width
0101SD1 2.0
SD 2.0
0110eMMC
eMMC version 4.5 at 1.8 V
0111USB2.0
Only USB2.0
1000PJTAG
PJTAG Connection 0 0ption
1001PJTAG
PJTAG Connection 1 0ption
1110SD1 LS 3.0
SD 3.0 with complaint voltage level shifter




Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BI/ONote

RESETN

J1-36InputPulled up to 3.3V_CPLD


Signals, Interfaces and Pins

...