Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • SoC/FPGA
    • Xilinx UltraScale+ RFSoC (XCZU25DR-1FFVE1156E)
      • Package: E1156
      • Speed: -1 (slowest)
      • Temperature: Extended (0 to +100  °C)
  • RAM/Storage
    • 4x 8Gb DDR4 
    • 2x 512Mb SPI Flash
    • 2k I2C EEPROM
  • On Board
    • Lattice MachXO2  CPLD
    • Programmable Clock Generator
    • 3x Oscillators
  • Interface
    • 2x Samtec ST5 (2x80 pol) Board to Board Connectors
  • Power
    • 5V Input Supply Voltage
  • Dimension
    • 90 x 65 mm

...

Scroll Title
anchorTable_OV_BP
titleBoot process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MODE[0:3]

Boot Mode
Connected to
Pin LocationNote

0000

PS_JTAG

JTAGPSJTAG Interface
0001Quad SPI (24b)MIO0...12QSPI 24bit addressing
0010Quad SPI (32b)MIO0...12QSPI 32bit addressing
0011SD0 2.0MIO13...25SD 2.0
0100NANDMIO9...25Requires 8 bit data bus width
0101SD1 2.0MIO31...51SD 2.0
0110eMMCMIO13...22eMMC version 4.5 at 1.8 V
0111USB2.0MIO52...63Only USB2.0
1000PJTAGMIO26...29PJTAG Connection 0 0ption
1001PJTAGMIO12...15PJTAG Connection 1 0ption
1110SD1 LS 3.0MIO39...51SD 3.0 with complaint voltage level shifter




Scroll Title
anchorTable_OV_RST
titleReset process.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Signal

B2BI/ONote

RESETN

J1-36InputPulled up to 3.3V_CPLD


...