Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_MC
titleTE0835 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision9
diagramNameTE0835_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


  1. Xilinx UltraScale+ MPSoC XCZU25DRRFSoC XCZU25DR, U1
  2. 8Gb DDR4 SDRAM, U2,U3,U5,U9
  3. Voltage Regulators, U4,U6,U7
  4. Programmable Glock Generator, U15
  5. Lattice MachXO2 CPLD, U31
  6. Dual SPI Flash, U24-U25
  7. USB2.0 Transceiver, U11
  8. Pin Header 3x1, J3 (not Soldered)
  9. Gigabit Ethernet Transceiver, U20
  10. EEPROM, U23
  11. B2B Connector, J2
  12. B2B Connector, J1

...

Configuration must be set through CPLD,U31 by setting MODE0...3 signals.

...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

B2B ConnectorFPGA Bank
B2B Connector
InterfaceNumber of I/
O Signal CountVoltage Level
OsNotes
































JTAG Interface

JTAG access to the TExxxx SoM through B2B connector JMX.

...