Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorFigure_OV_MC
titleTE0835 main components


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision913
diagramNameTE0835_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641


Scroll Only


  1. Xilinx UltraScale+ RFSoC XCZU25DR, U1
  2. 8Gb DDR4 SDRAM, U2,U3,U5,U9
  3. Voltage Regulators, U4,U6,U7
  4. Debug Red LEDs, D2...5
  5. Error/Status Red LEDs, D6...7
  6. Programmable Glock Generator, U15
  7. 3.3V CPLD Green LED, D1
  8. Lattice MachXO2 CPLD, U31
  9. Dual SPI Flash, U24-U25
  10. USB2.0 Transceiver, U11
  11. Pin Header 3x1, J3 (not Soldered)
  12. Gigabit Ethernet Transceiver, U20
  13. EEPROM, U23
  14. B2B Connector, J2
  15. B2B Connector, J1

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

2x SPI Flash

Not Programmed


System Controller CPLDProgrammed
EEPROM?Programmed
2x 4x DDR4Not Programmed
Programmable Clock GeneratorProgrammed


...

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FPGA BankB2B ConnectorNumber of I/OsVoltage Level Notes
Bank 500J112x Single Ended1.8VMIO14...25
Bank 501J120x Single Ended1.8VMIO26...51
Bank 505J118x Single Ended, 9x Differential pairs0.85VEXT_CLKIN_PSMGT, RX/TX0...3
Bank 128J118x Single Ended, 9x Differential pairs0.9VB128_CLK, RX/TX0...3
Bank 129J118x Single Ended, 9x Differential pairs0.9VB129_CLK, RX/TX0...3
Bank 65J224x Single Ended, 12x Differential pairs1.8V
Bank 88J216x Single Ended, 8x Differential pairs3.3VHD_B88


...