Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note for Download Link of the Scroll ignore macro:


Scroll Ignore

Download PDF version of this document.


Scroll pdf ignore

Table of Contents

Table of Contents

...

  • Intel® MAX 10 FPGA [10M08SAU169C8G]

    • Package: UBGA-169

    • Speed Grade: C8 (Slowest)

    • Temperature: 0°C to 85°C (Commercial)

    • Package compatible device 10M082.10M08..10M16 as assembly variant on request possible

  • SDRAM Memory up to 32 Mbyte (8Mbyte default)

  • USB 2.0 Multipurpose UART/FIFO IC (FT2232H)

    • 4 Kbit EEPROM Memory for FTDI configuration data
    • Micro USB Receptacle (communication and power)
  • SPI Flash - NOT INSTALLED (only special option)
  • 8x User LED's
  • 18 Bit 2 MSPS Analog to Digital Converter
  • 2x SMA Female Connector

  • I/O interface: 23x GPIO - Arduino MKR compatible

  • Power Supply: 5V

  • Dimension: 86.5mm x 25mm

  • Fully-Differential Programmable-Gain Instrumentation Amplifier

...

  1. SMA Connector, J5...6

  2. Amplifier, U12

  3. Series Voltage Reference, U8

  4. Analog to Digital Converter, U6

  5. Voltage Regulator, U4 - U10 - U13 - U16

  6. Switching Voltage Regulator, U11

  7. SDRAM Memory, U2

  8. Intel® MAX 10 FPGA, U1
  9. SPI Flash Memory, U5 (not populated)

  10. Oscillator, U7 - U19

  11. FTDI USB to JTAG/FIFO Adapter, U3

  12. User LEDs, D2...9

  13. FTDI Configuration EEPROM, U9

  14. Configuration/Status LED (Red) , D10

  15. Power-On LED (Green), D1

  16. Push Button, S1...2

  17. Micro USB Connector, J9

  18. 1x14 Pin Header, J2 (Not assembled)

  19. 1x6 Pin Header, J4 (Not assembled)

  20. 1x4 Pin Header, J3 (Not assembled)

  21. 1x14 Pin Header, J1 (Not assembled)

...

Micro-USB Connector

The Micro-USB2 USB connector J9 provides an interface to access the FIFO/UART and JTAG functions via FTDI FT2232H chip. The use of this feature requires that FTDI USB drivers are installed on your host PC.

...

JTAG access to the TEI0023 FPGA through pin header connector J4. This is normally not needed as there is on-board USB JTAG functionality.

Scroll Title
anchorTable_SIP_JTG
titleJTAG pins connection

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

JTAG Signal

Pin Header Connector

Note
TMSJ4-6
TDIJ4-5
TDOJ4-4
TCK

J4-3


JTAG_ENJ4-2Pulled-up to 3.3V


...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes
94485952SDRAMU2
FTDI FT2232HU3JTAG/UART/FIFO Adapter
SPI FlashU5
94485952EEPROMU9
OscillatorU712 MHz clock source
94485952ADCU12Analog to Digital Converter
Push ButtonsS1...2
8x User LEDsD2...9Red LEDs


SDRAM

TEI0023 is equipped with a Winbond 64 MBit (8 MByte) SDRAM chip in standard configuration, variants with 256 Mbit (32 MByte) memory density are also available. The SDRAM chip is connected to the FPGA bank 3 and 6 via 16-bit memory interface with 166MHz clock frequency and CL3 CAS latency.

Page properties
hiddentrue
idComments

Notes :

Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

...

The FTDI chip U3 converts signals from USB2 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity features of the FT2232H chip. FTDI FT2232H chip channel A is used in MPPSE mode for JTAG, 6 I/O's of . Channel B are routed to FPGA bank 8 of the FPGA SoC and are usable for example as GPIOs, UART or other standard interfacesis configured to be used as in async FIFO mode, this is default mode when using preprogrammed FTDI configuration. In this mode the communication from host PC looks like normal UART but from the FTDI side it is 8 bit FIFO style interface.

The configuration of FTDI FT2232H chip is pre-programmed on the EEPROM U9.

...

Scroll Title
anchorTable_OBP_EEP
titleI2C EEPROM interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SchematicConnected toNotes

EECS

FTDI U3, Pin EECS
EECLKFTDI U3, Pin EECLK
EEDATAFTDI U3, Pin EEDATA


ADC

The TEI0023-XX-XXA board is equipped with the Analog Devices ADAQ4003BBCZ 18-bit 2MSPS ADC.

...

Scroll Title
anchorTable_RH_DCH
titleDocument change history.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Antti Lukats
DateRevisionContributorDescription

v .35

many changes, clarified usage

Page info
infoTypeModified date
dateFormatyyyy-MM-dd
typeFlat

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse

Page info
infoTypeModified by
typeFlat
showVersionsfalse

change list
  • corrected link to Download area

2021-02-23

v.41Antti Lukats
  • bugfix change history
2020-08-20v.36Antti Lukats
  • correction: Key features, overview, USB, SDRAM, SPI section
2020-02-04v.33ED, Kilian Jan
  • initial release

--

all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --


...