This section describes additional information regarding previous done tasks which are not necessary to know at following the guide but good to know for further work as mentioned in page "Board bring-up overview for TEI0022".

Device Tree Blob

The device tree blob is generated previously. It is possible to generate the device tree as human readable as well and it is possible to convert both versions to each other. This is explained in the next three sections.

Generate

////////////////////////

Informationsfragmente:

Device Tree Blob

...

.dtb or .dts file from .sopcinfo file

Enter into the Shell the following command:
As mentioned earlier, it is possible to generate the device tree blob from the .sopcinfo file via sopc2dts --input HPS<input name>.sopcinfo --output DTBsocfpga<output name>.dtb --type dtb --board hps_common_board_info.xml --bridge-removal all --clocks

Kurzform:
The short version of this command is sopc2dts -i HPS<input name>.sopcinfo -o DTBsocfpga<output name>.dtb -t dtb --board hps_common_board_info.xml --bridge-removal all --clocksIn case a

.dts file is desired, use this command:
To generate the device tree as human readable run sopc2dts -i HPS<input name>.sopcinfo -o DTBsocfpga<output name>.dts -t dts --board hps_common_board_info.xml --bridge-removal all --clocks

...

Generate .dtb file

...

from .dts file

C:\intelFPGA\18.1\embedded\host_tools\gnu\dtc\   dtc.exe

cd /cygdrive/c/intelFPGA/18.1/embedded/host_tools/gnu/dtc

If the device tree is available as .dts file it is possible to generate a .dtb file via dtc -I dts -O dtb -o device-<device tree name>.dtb devicetree<device tree name>.dts

...

Generate .dts file

...

from .dtb file

cd /cygdrive/c/intelFPGA/18.1/embedded/host_tools/gnu/dtc

If the device tree is available as .dtb file it is possible to generate a .dts file via dtc -I dtb -O dts -o devicetree<device tree name>.dts soc_system<device tree name>.dtb

///////////////////////

Format the SD card

Automated approach:

MISSING:
 - Partitionensgröße editieren
 - HINWEIS → Besser nicht 8GB bei einer 8GB-Karte verwenden, wegen defekter Sektoren

Copy to a textfile and save the following in between ----- .

------------------------------
unit: sectors

/dev/sdb1 : start= 2048, size= 204800, Id= c
/dev/sdb2 : start= 206848, size= 4096000, Id=83
/dev/sdb3 : start= 4302848, size= 4096, Id=a2
/dev/sdb4 : start= 0, size= 0, Id= 0
------------------------------

To create the partition table run:
   sudo umount /dev/sdX*     (umounts=unmount  *=all partitions)
   sudo sfdisk /dev/sdX < PathToTextFile

Autoformatting the SD card

The formatting instructions in the guide can be automated. To do this the information regarding the partitions is needed in a file. This file has to look like the following example file.

unit: sectors

/dev/sdb1 : start= 2048,    size= 204800,  Id= c
/dev/sdb2 : start= 206848,  size= 4096000, Id=83
/dev/sdb3 : start= 4302848, size= 4096,    Id=a2

Attention: As mentionend in the guide, if the wrong identifier is selected, the following commands can destroy the host system! Therefore, be aware to use the correct identifier.

To use this file, it is necessary to change sdb to the previous identified name of the used SD card, adapt the start and size values if necessary, and save it as file. This is crucial.

After that, unmount all SD card partitions via sudo umount /dev/sdXXX

Now, format the SD card via sudo sfdisk /dev/sdXXX < <above generated file for SD card formatting>

If the SD card formatting should be read from the SD card into a file use (To read the partition table from a storage device - sudo sfdisk -d /dev/sdX > PathToTextFile)

////////////////////////////////////

Fehlermeldung u-boot:

----------------------------------------------------------------

U-Boot SPL 2013.01.01 (Feb 20 2020 - 12:28:58)

BOARD : Altera SOCFPGA Cyclone V Board

CLOCK: EOSC1 clock 25000 KHz

CLOCK: EOSC2 clock 25000 KHz

CLOCK: F2S_SDR_REF clock 0 KHz

CLOCK: F2S_PER_REF clock 0 KHz

CLOCK: MPU clock 600 MHz

CLOCK: DDR clock 333 MHz

CLOCK: UART clock 100000 KHz

CLOCK: MMC clock 50000 KHz

CLOCK: QSPI clock 400000 KHz

RESET: WARM

INFO : Watchdog enabled

SDRAM: Initializing MMR registers

SDRAM: Calibrating PHY

SEQ.C: Preparing to start memory calibration

SEQ.C: CALIBRATION PASSED

SDRAM: 2048 MiB

ALTERA DWMMC: 0

reading u-boot.img

spl: error reading image u-boot.img, err - -1

### ERROR ### Please RESET the board ###

----------------------------------------------------------------sdXXX > <output file>