////////////////////////
Informationsfragmente:
Device Tree Blob
Generate - .dtb or .dts file from .sopcinfo file
Enter into the Shell the following command:
sopc2dts --input HPS.sopcinfo --output DTBsocfpga.dtb --type dtb --board hps_common_board_info.xml --bridge-removal all --clocks
Kurzform:
sopc2dts -i HPS.sopcinfo -o DTBsocfpga.dtb -t dtb --board hps_common_board_info.xml --bridge-removal all --clocks
In case a .dts file is desired, use this command:
sopc2dts -i HPS.sopcinfo -o DTBsocfpga.dts -t dts --board hps_common_board_info.xml --bridge-removal all --clocks
Decompile - .dtb file to .dts file
C:\intelFPGA\18.1\embedded\host_tools\gnu\dtc\ dtc.exe
cd /cygdrive/c/intelFPGA/18.1/embedded/host_tools/gnu/dtc
dtc -I dts -O dtb -o device-tree.dtb devicetree.dts
Generate - .dts file to .dtb file
cd /cygdrive/c/intelFPGA/18.1/embedded/host_tools/gnu/dtc
dtc -I dtb -O dts -o devicetree.dts soc_system.dtb
///////////////////////
Format the SD card
Automated approach:
MISSING:
- Partitionensgröße editieren
- HINWEIS → Besser nicht 8GB bei einer 8GB-Karte verwenden, wegen defekter Sektoren
Copy to a textfile and save the following in between ----- .
------------------------------
unit: sectors
/dev/sdb1 : start= 2048, size= 204800, Id= c
/dev/sdb2 : start= 206848, size= 4096000, Id=83
/dev/sdb3 : start= 4302848, size= 4096, Id=a2
/dev/sdb4 : start= 0, size= 0, Id= 0
------------------------------
To create the partition table run:
sudo umount /dev/sdX* (umounts=unmount *=all partitions)
sudo sfdisk /dev/sdX < PathToTextFile
(To read the partition table from a storage device - sudo sfdisk -d /dev/sdX > PathToTextFile)
////////////////////////////////////
Fehlermeldung u-boot:
----------------------------------------------------------------
U-Boot SPL 2013.01.01 (Feb 20 2020 - 12:28:58)
BOARD : Altera SOCFPGA Cyclone V Board
CLOCK: EOSC1 clock 25000 KHz
CLOCK: EOSC2 clock 25000 KHz
CLOCK: F2S_SDR_REF clock 0 KHz
CLOCK: F2S_PER_REF clock 0 KHz
CLOCK: MPU clock 600 MHz
CLOCK: DDR clock 333 MHz
CLOCK: UART clock 100000 KHz
CLOCK: MMC clock 50000 KHz
CLOCK: QSPI clock 400000 KHz
RESET: WARM
INFO : Watchdog enabled
SDRAM: Initializing MMR registers
SDRAM: Calibrating PHY
SEQ.C: Preparing to start memory calibration
SEQ.C: CALIBRATION PASSED
SDRAM: 2048 MiB
ALTERA DWMMC: 0
reading u-boot.img
spl: error reading image u-boot.img, err - -1
### ERROR ### Please RESET the board ###
----------------------------------------------------------------
Overview
Content Tools