Page History

Quad SPI Flash Memory

Page properties
hidden true id Comments
Notes : Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

...

anchor	Table_OBP_SPI
title	Quad SPI interface MIOs and pins

TMS JM2-93 TDI JM2-95 TDO JM2-97 TCK JM2-99  JTAGEN JM1-89 Pulled Low: Xilinx Zynq UltraScale+ MPSoC Pulled High: Lattice MachXO CPLD

MGT Lanes

There are 4x MGT Lanes connected to FPGA Bank 505-GTR.

...

Scroll Title
anchor Table_OBPSIP_RTCMGT title I2C interface MIOs and pinsMGT Lanes connection
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true MIO Pin Lane Schematic U? Pin B2B Notes Note
Scroll Title
anchor Table_OBP_I2C_RTC title I2C Address for RTC
Scroll Table Layout
orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style	widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true
MIO Pin	I2C Address	Designator	Notes

...

0 B505_RX0_P B505_RX0_N B505_TX0_P B505_TX0_N JM3-26 JM3-28 JM3-25 JM3-27 1 B505_RX1_P B505_RX1_N B505_TX1_P B505_TX1_N JM3-20 JM3-22 JM3-19 JM3-21 2 B505_RX2_P B505_RX2_N B505_TX2_P B505_TX2_N JM3-14 JM3-16 JM3-13 JM3-15 3 B505_RX2_P B505_RX2_N B505_TX2_P B505_TX2_N JM3-8 JM3-10 JM3-7 JM3-9

Gigabit Ethernet

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 chip. The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3. The reference clock input of the PHY is supplied from an on-board 25MHz oscillator (U11), the 125MHz output clock is left unconnected.

Scroll Title
anchor Table_SIP_ETH title GigaBit Ethernet connection
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Pin Schematic Connected to Note MDIP0...3 PHY_MDI0...3 B2B, JM1 MDC ETH_MDC MIO76 MDIO ETH_MDIO MIO77 S_IN S_IN B2B, JM3 S_OUT S_OUT B2B, JM3 TXD0..3 ETH_TXD0...3 MIO65...68 TX_CTRL ETH_TXCTL MIO69 TX_CLK ETH_TXCK MIO64 RXD0...3 ETH_RXD0...3 MIO71...74 RX_CTRL ETH_RXCTL MIO75 RX_CLK ETH_RXCK MIO70 LED0...2 PHY_LED0...2 FPGA Bank 66 RESETn ETH_RST MIO24

System Controller CPLD

Special purpose pins are connected to System Controller CPLD and have following default configuration:

Scroll Title
anchor Table_SIP_CPLD title System Controller CPLD special purpose pins
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Pin Name Mode Function Default Configuration EN1 Input Power Enable No hard wired function on PCB. When forced low, PGOOD goes low without effect on power management PGOOD Output Power Good Only indirect used for power status, see CPLD description NOSEQ - - No used for Power sequencing, see CPLD description RESIN Input Reset Active low reset, gated to POR_B JTAGEN Input JTAG Select Low for normal operation, high for CPLD JTAG access

USB Interface

USB PHY is provided by Microchip USB3320. The ULPI interface is connected to the Zynq PS USB0. I/O voltage is fixed at 1.8V. Reference clock input for the USB PHY is supplied by the on-board 52.00 MHz oscillator (U14).

Scroll Title
anchor Table_SIP_USB title General overview of the USB PHY signals
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true  PHY Pin ZYNQ Pin B2B Name Notes ULPI MIO52..63 - Zynq USB0 MIO pins are connected to the USB PHY. REFCLK - - 52.000000 MHz from on-board oscillator (U14). REFSEL[0..2] - - Reference clock frequency select, all set to GND selects 52.000000 MHz. RESETB MIO25 - Active low reset. CLKOUT MIO52 - Connected to 1.8V, selects reference clock operation mode. DP, DM - OTG_D_P, OTG_D_N USB data lines routed to B2B connector JM3 pins 47 and 49. CPEN - VBUS_V_EN External USB power switch active high enable signal, routed to JM3 pin 17. VBUS - USB_VBUS Connect to USB VBUS via a series of resistors, see reference schematics, routed to JM3 pin 55. ID - OTG_ID For an A-device connect to ground, for a B-device left floating. routed from JM3 pin 23.

I2C Interface

On-board I²C devices are connected to MIO38 (SCL) and MIO39 (SDA) which are configured as I²C0 by default. Addresses for on-board I²C slave devices are listed in the table below:

Scroll Title
anchor Table_SIP_I2C title Address table of the I2C bus slave devices
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true I2C Device I2C Address Notes Si5338A PLL 0x70 - EEPROM 0x50 -

MIO Pins

Page properties
hidden true id Comments
you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic. Example: MIO Pin Connected to B2B Notes MIO12...14 SPI_CS , SPI_DQ0... SPI_DQ3 SPI_SCK J2 QSPI

Scroll Title
anchor Table_SIP_MIOs title MIOs pins
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true MIO Pin Connected to B2B Notes 0...5 QSPI Flash, U7 - SPI Flash 7...12 QSPI Flash, U17 - SPI Flash 13...23 eMMC, U6 24 ETH Transceiver, U8 - ETH_RST 25 USB2.0 Transceiver, U18 - OTG_RST 26...33 User MIO JM1 34...37 N.C - N.C 38...39 EEPROM, U25 - I2C_SDA/SCL 40...45 N.C N.C 46...51 SD Card JM1 52...63 USB2.0 Transceiver, U18 - 63...77 Ethernet Transceiver, U8 -

Test Points

Page properties
hidden true id Comments
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section. Example: Test Point Signal B2B Notes 10 PWR_PL_OK J2-120

Scroll Title
anchor Table_SIP_TPs title Test Points Information
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Test Point Signal Connected to Notes 1 PS_LP0V85 Regulator, U12 2 SRST_B FPGA Bank 503, U1H PSCONFIG 3 PS_AVCC Regulator, U9 4 +1.1V_LPDDR4 Regulator, U15 5 PS_AVTT Regulator, U13 6 - - 7 PS_FP0V85 Regulator, U26 8 PS_LP0V85 Voltage Regulator, U12 9 POR_B Voltage Regulator, U19 10 PS_PLL Voltage Regulator, U23 11 PL_VCCINT Voltage Regulator, U5 12...15 - - 16 PL_VCU Voltage Regulator, U24

On-board Peripherals

Page properties
hidden true id Comments
Notes : add subsection for every component which is important for design, for example: Two 100 Mbit Ethernet Transciever PHY USB PHY Programmable Clock Generator Oscillators eMMCs RTC FTDI ... DIP-Switches Buttons LEDs

Page properties
hidden true id Comments
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection

Scroll Title
anchor Table_OBP title On board peripherals
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Chip/Interface Designator Notes QSPI Flash U7, U17 EEPROM U25 DDR4 SDRAM U2,U3 GigaBit Ethernet U8 USB2.0 Transceiver U18 eMMC Memory U6 Oscillators U32, U14, U11 Programmable Clock Generator U25 CPLD U21 LEDs D1...3

Quad SPI Flash Memory

The TE0821 is equipped with dual Flash Memory, U7, U17.  Two quad SPI compatible serial bus flash memory chips are provided for FPGA configuration file and data storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.

Page properties
hidden true id Comments
Notes : Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.

Scroll Title
anchor Table_OBP_SPI title Quad SPI interface MIOs and pins
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Pin Schematic Notes QSPI, U7 QSPI, U17 nCS MIO5 MIO7 CLK MIO0 MIO12 DI/IO0 MIO4 MIO8 DO/IO1 MIO1 MIO9 nHOLD/IO3 MIO3 MIO11 WP/IO2 MIO2 MIO10

EEPROM

There is a 2Kb EEPROM provided on the module TE0821.

Scroll Title
anchor Table_OBP_EEP title I2C EEPROM interface MIOs and pins
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true MIO Pin Schematic U?? Pin Notes MIO39 I2C_SDA SDA MIO38 I2C_SCL SCL

Scroll Title
anchor Table_OBP_I2C_EEPROM title I2C address for EEPROM
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true MIO Pin I2C Address Designator Notes MIO38-MIO39 0x50 U25

LEDs

Scroll Title
anchor Table_OBP_LED title On-board LEDs
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Designator Color Connected to Active Level Note D1 Red DONE Low D2 Green USR_LED High D3 Red ERR_OUT High D4 Green ERR_STATUS High

DDR4 SDRAM

Page properties
hidden true id Comments
Notes : Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3)

The TE0823 SoM has a 1 GB volatile LPDDR4 SDRAM IC for storing user application code and data.

• Part number: IS43LQ32256A
• Supply voltage: 1.7V ~ 1.95V
• Speed: 3200 Mbps
• Temperature: -40 ~ 95 °C

Gigabyte Ethernet

On-board Gigabit Ethernet PHY (U8) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the ZynqMP Ethernet3 PS GEM3. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.00 MHz oscillator (U11).

Scroll Title
anchor Table_OBP_ETH title Ethernet PHY to Zynq SoC connections
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true U8 Pin  Schematic Connected to Note MDIP0...3 PHY_MDI0...3 B2B, JM1 MDC ETH_MDC MIO76 MDIO ETH_MDIO MIO77 S_IN S_IN B2B, JM3 S_OUT S_OUT B2B, JM3 TXD0..3 ETH_TXD0...3 MIO65...68 TX_CTRL ETH_TXCTL MIO69 TX_CLK ETH_TXCK MIO64 RXD0...3 ETH_RXD0...3 MIO71...74 RX_CTRL ETH_RXCTL MIO75 RX_CLK ETH_RXCK MIO70 LED0...2 PHY_LED0...2 FPGA Bank 66 RESETn ETH_RST MIO24

Clock Sources

Scroll Title
anchor Table_OBP_CLK title Osillators
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true Designator Description Frequency Note U11 MEMS Oscillator 25 MHz U14 MEMS Oscillator 52 MHz U32 MEMS Oscillator 80 MHz

USB2.0 Transceiver

Hi-speed USB ULPI PHY (U18) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO52..63, bank 502. The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.00 MHz oscillator (U14).

eMMC Flash Memory

eMMC Flash memory device(U6) is connected to the ZynqMP PS MIO bank 500 pins MIO13..MIO23. eMMC chips IS21ES08G-JCLI (FLASH - NAND Speicher-IC (64 Gb x 1) MMC ) is used.

Programmable Clock Generator

There is a Silicon Labs I²C programmable clock generator Si5338A (U10) chip on the module. It's output frequencies can be programmed using the I²C bus address 0x70 or 0x71. Default address is 0x70, IN4/I2C_LSB pin must be set to high for address 0x71.

A 25.00 MHz oscillator is connected to the pin IN3 and is used to generate the output clocks. The oscillator has its output enable pin permanently connected to 1.8V power rail, thus making output frequency available as soon as 1.8V is present. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTR banks.

Once running, the frequency and other parameters can be changed by programming the device using the I²C bus connected between the FPGA (master) and clock generator (slave). For this, proper I²C bus logic has to be implemented in FPGA.

Scroll Title
anchor Table_OBP_EEP title I2C EEPROM interface MIOs and pins
Scroll Table Layout
orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style	widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true
MIO Pin	Schematic	U?? Pin	Notes
Scroll Title
anchor Table_OBP_I2C_EEPROMPCLK title I2C address for EEPROMProgrammable Clock Generator Inputs and Outputs
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true MIO U25 Pin	I2C Address	Designator	Notes

LEDs

...

anchor	Table_OBP_LED
title	On-board LEDs

Signal Connected to Direction Note IN0..1 CLK_IN JM3 IN IN2 CLK_25M Oscillator, U11 IN SCL I2C_SCL EEPROM,U25 INOUT SDA I2C_SDA EEPROM,U25 INOUT CLK0 CLK0 JM3 OUT CLK1 B505_CLK3 FPGA Bank 505 IN CLK2 B505_CLK1 FPGA Bank 505 IN CLK3 CLK3_N IN

Power and Power-On Sequence

Page properties
hidden true id Comments
In 'Power and Power-on Sequence' section there are three important digrams which must be drawn: Power on-sequence Power distribution Voltage monitoring circuit Note For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .

Power Supply

Power supply with minimum current capability of 2.5 A for system startup is recommended.

Power Consumption

...

DDR3 SDRAM

Page properties
hidden true id Comments
Notes : Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3)

The TE???? SoM has ??? GByte volatile DDR3 SDRAM IC for storing user application code and data.

• Part number: 
• Supply voltage:
• Speed: 
• NOR Flash
• Temperature: 

Ethernet

Scroll Title
anchor Table_OBPPWR_ETHPC title Ethernet PHY to Zynq SoC connectionsPower Consumption
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true
U?? Pin	Signal Name	Connected to	Signal Description	Note

...

Power Input Pin Typical Current VIN TBD*

* TBD - To Be Determined

Power Distribution Dependencies

Scroll Title
anchor TableFigure_OBPPWR_CANPD title CAN Tranciever interface MIOsPower Distribution
scroll- tablelayout ignore draw.io Diagram orientation border portrait false
sortDirection	ASC
repeatTableHeaders	default
style	widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true
Bank	Schematic	U?? Pin	Notes
D-Tx	Driver Input	R-Rx	Reciever Output

...

diagramName TE0823_PWR_PD simpleViewer false width links auto tbstyle hidden diagramDisplayName lbox true diagramWidth 640 revision 10 Scroll Only Image Added

Power-On Sequence

Scroll Title
anchor TableFigure_OBPPWR_CLKPS title OsillatorsPower Sequency
scroll- tablelayout
orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style	widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true
Designator	Description	Frequency	Note
MHz	MHz	KHz

Programmable Clock Generator

...

ignore draw.io Diagram border false diagramName TE0823_PWR_PS simpleViewer false width links auto tbstyle hidden diagramDisplayName lbox true diagramWidth 640 revision 6 Scroll Only Image Added

Power Rails

Scroll Title
anchor Table_OBPPWR_PCLKPR title Programmable Clock Generator Inputs and OutputsModule power rails.
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true
U?? Pin	Signal	Connected to	Direction	Note
IN0	IN1	IN2	IN3	XAXB	SCLK	SDA	OUT0	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7	OUT8/OUT9

Power and Power-On Sequence

...

hidden	true
id	Comments

In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:

• Power on-sequence
• Power distribution
• Voltage monitoring circuit

Note
For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .

cellHighlighting true Power Rail Name B2B Connector JM1 Pin B2B Connector JM2 Pin B2B Connector JM3 Pin Direction Notes VIN 1, 3, 5 2, 4, 6, 8 Input Supply voltage from the carrier board 3.3V - 10, 12 Output Internal 3.3V voltage level 3.3VIN 13, 15 - Input Supply voltage from the carrier board 1.8V 39 - Output Internal 1.8V voltage level JTAG VREF - 91 Output JTAG reference voltage. Attention: Net name on schematic is "3.3VIN" VCCO_64 - 7, 9 Input High performance I/O bank voltage VCCO_65 - 5 Input High performance I/O bank voltage VCCO_66 9, 11 - Input High performance I/O bank voltage

Bank Voltages

Power Supply

Power supply with minimum current capability of xx A for system startup is recommended.

...

Scroll Title
anchor Table_PWR_PCBV title Power ConsumptionZynq SoC bank voltages.
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true
Power Input Pin	Typical Current
VIN	TBD*

* TBD - To Be Determined

Power Distribution Dependencies

...

anchor	Figure_PWR_PD
title	Power Distribution

Scroll Ignore
Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Bank           Schematic Name Voltage Notes 24 HD VCCO_HD24_24 Variable  Max voltage 3.3V 25 HD Variable  Max voltage 3.3V 26 HD VCCO_HD25_26 Variable  Max voltage 3.3V 44 HD VCCO_HD24_44 Variable Max voltage 3.3V 65 HP VCCO_65 Variable Max voltage 1.8V 66 HP VCCO_66 1.8V 500 PSMIO VCCO_PSIO0_500 1.8V 501 PSMIO VCCO_PSIO1_501 3.3V 502 PSMIO VCCO_PSIO2_502 1.8V 503 PSCONFIG VCCO_PSIO3_503 1.8V 504 PSDDR DDR_1V2 1.2V

Board to Board Connectors

Page properties
hidden true id Comments
This section is optional and only for modules. use "include page" macro and link to the general B2B connector page of the module series, For example: 6 x 6 SoM LSHM B2B Connectors Include Page 6 x 6 SoM LSHM B2B Connectors 6 x 6 SoM LSHM B2B Connectors

Include Page
4 x 5 SoM LSHM B2B Connectors 4 x 5 SoM LSHM B2B Connectors

Technical Specifications

Absolute Maximum Ratings

Power-On Sequence

...

anchor	Figure_PWR_PS
title	Power Sequency

Scroll Ignore
Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Voltage Monitor Circuit

...

anchor	Figure_PWR_VMC
title	Voltage Monitor Circuit

Scroll Ignore
Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Power Rails

...

anchor	Table_PWR_PR
title	Module power rails.

...

B2B Connector

JM1 Pin

...

B2B Connector

JM2 Pin

...

B2B Connector

JM3 Pin

...

Scroll Title
anchor Table_PWRTS_BVAMR title Zynq SoC bank voltages.PS absolute maximum ratings
Scroll Table Layout orientation portrait sortDirection ASC repeatTableHeaders default style widths sortByColumn 1 sortEnabled false cellHighlighting true
Bank	Schematic Name	Voltage	Notes

...

hidden	true
id	Comments

...

sortByColumn 1 sortEnabled false cellHighlighting true Symbols Description Min Max Unit VIN supply voltage -0.3 7 V See EN6347QI and TPS82085SIL datasheets 3.3VIN supply voltage -0.1 3.630 V Xilinx DS925 and TPS27082L datasheet PS I/O supply voltage, VCCO_PSIO -0.5 3.630 V Xilinx document DS925 PS I/O input voltage -0.5 VCCO_PSIO + 0.55 V Xilinx document DS925 HP I/O bank supply voltage, VCCO -0.5 2.0 V Xilinx document DS925 HP I/O bank input voltage -0.55 VCCO + 0.55 V Xilinx document DS925 PS GTR reference clocks absolute input voltage -0.5 1.1 V Xilinx document DS925 PS GTR absolute input voltage -0.5 1.1 V Xilinx document DS925 Voltage on SC CPLD pins -0.5 3.75 V Lattice Semiconductor MachXO2 datasheet Storage temperature -40 +85 °C See eMMC datasheet

use "include page" macro and link to the general B2B connector page of the module series,

...

? x ? modules use two or three Samtec Micro Tiger Eye Connector on the bottom side.

• 3 x REF-??????? (compatible to ????????), (?? pins, ?? per row)

  Operating Temperature: -??°C ~ ??°C
  Current Rating: ??A per ContactNumber of Positions: ??
  Number of Rows: ??

Technical Specifications

Absolute Maximum Ratings

V

Scroll Title
anchor Table_TS_AMR title PS absolute maximum ratings
Scroll Table Layout
orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style	widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true
Symbols	Description	Min	Max	Unit
V	V	V	V	V	V	V