Skip to end of metadata
Go to start of metadata

Download PDF version of this document.

Table of Contents

Overview

The Trenz Electronic TE0823 (3PIU1FA /3PIU1FL)  is an industrial-grade MPSoC module integrating a low power Xilinx Zynq UltraScale+ MPSoC, 1 GByte LPDDR4 SDRAM, 8 GB eMMC chip, 2x 64 MB Flash memory for configuration and operation, and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/O's is provided via rugged high-speed stacking connections.  The module is equipped with a Lattice Mach XO2 CPLD for system controlling. 3x Robust high-speed connectors provide a large number of inputs and outputs.

The highly integrated modules are smaller than a credit card and are offered in several variants at an affordable price-performance ratio. Modules with a 4 x 5 cm form factor are completely mechanically and largely electrically compatible with each other.

All parts are at least industrial temperature range. The module operating temperature range depends on customer design and cooling solution. Please contact us for options.

Refer to http://trenz.org/te0823-info for the current online version of this manual and other available documentation.

Key Features

  • SoC/FPGA
    • Package: SFVC784, SFRC784
    • Device: ZU2 ...ZU5, *
    • Engine:  EG, CG, EV, *
    • Speed: -1, -1L, -2, -2L, 3, *, **
    • Temperature: I, E, *, **
  • RAM/Storage
    • 2x  DDR4 SDRAM,
      • Data Width: 32 Bit
      • Size: 16 Gb, *
      • Speed: 3733 Mbps, ***
    • 2x QSPI boot Flash in dual parallel mode
      • Data Width: 8 Bit
      • Size: 512 Mb Gb, *
    • 1x e.MMC Memory
      • Data Width: 8 Bit
      • Size: 32 Gb, *
    • MAC address serial EEPROM
  • On Board
    • Lattice MachXO2 CPLD
    • Programmable Clock Generator
    • Hi-speed USB2 ULPI Transceiver
    • 4x LEDS
  • Interface
    • 1x GB/s serial GMII interface
    • 1x Hi-speed USB2 ULPI transceiver with full OTG support
    • 154 x High Performance (HP) und 96 x High Density (HD) I/Os
    • 78 x PS MIOs
    • 4 x serial PS GTR transceivers
      • PCI Express interface version 2.1 compliant
      • SATA 3.1 specification compliant interface
      • DisplayPort source-only interface with video resolution up to 4k x 2k

      • USB 3.0 specification compliant interface implementing a 5 Gbit/s line rate
  • Power
    • All power regulators on board
  • Dimension
    • 40 x 50 mm
  • Note
    • * depends on assembly version
    • ** also non low power assembly options possible
    • *** depends on used U+ Zynq and DDR4 combination
    • Rugged for shock and high vibration
  • Block Diagram
TE0823 block diagram

Main Components

TE0823 main components
  1. Xilinx Zynq UltraScale+ XCZU3EG, U1
  2. Red LED (ERR_OUT), D3
  3. Green User LED, D2
  4. Green LED (ERR_STATUS), D4
  5. Red LED (DONE), D1
  6. 10/100/1000 Mbps energy efficient ethernet transceiver, U8
  7. 8Gb DDR4, U2-U3
  8. 512 Mbit QSPI flash memory, U7-U17
  9. B2B connector Samtec Razor Beam, JM1
  10. B2B connector Samtec Razor Beam, JM3
  11. Programmable clock generator, U10
  12. USB2.0 Transceiver,  U18
  13. B2B connector Samtec Razor Beam, JM2
  14. 8 GByte eMMC memory, U6
  15. Lattice Semiconductor MachXO2 System Controller CPLD, U21

Initial Delivery State

Storage device name

Content

Notes

QSPI Flash Memory

Not programmed


eMMC Memory

Not programmed


Programmable Clock GeneratorNot programmed
CPLD (LCMXO2-256HC)SC0820-02 QSPI Firmware
Initial delivery state of programmable devices on the module

Configuration Signals

MODE Signal State

Boot Mode
High

QSPI*

LowSD Card*

*changable also with other CPLD Firmware:TE0823 CPLD

Boot process.

Signal

B2BI/ONote

RESIN

JM2-18Input
Reset process.

Signals, Interfaces and Pins

Board to Board (B2B) I/Os

FPGA bank number and number of I/O signals connected to the B2B connector:

FPGA BankB2B ConnectorI/O Signal CountVoltage LevelNotes
24HDJM224x I/O, 12x  LVDS PairsVariable Max voltage 3.3V
25HDJM124x I/O, 12x  LVDS PairsVariable Max voltage 3.3V
26HDJM124x I/O, 12x  LVDS PairsVariable Max voltage 3.3V
44HDJM224x I/O, 12x  LVDS PairsVariableMax voltage 3.3V
65

HP

JM2

18x I/O, 9x LVDS Pairs

VariableMax voltage 1.8V

65

HP

JM3

16x I/O, 8x LVDS Pairs

Variable

Max voltage 1.8V
505GTRJM316x I/O, 8x LVDS Pairs-4x lanes
505GTR CLKJM31x Diff Clock-

501

MIO

JM1

15 I/O

3.3V


General PL I/O to B2B connectors information


JTAG Interface

JTAG access to the Xilinx Zynq UltraScale+ is applicable by using Lattice MachXO CPLD  through B2B connector JM2.

JTAG Signal

B2B Connector

Notes
TMSJM2-93
TDIJM2-95
TDOJM2-97
TCKJM2-99 
JTAGENJM1-89Pulled Low: Xilinx Zynq UltraScale+ MPSoC
Pulled High: Lattice MachXO CPLD
JTAG pins connection

MGT Lanes

There are 4x MGT Lanes connected to FPGA Bank 505-GTR.

Lane

SchematicB2BNote
0
  • B505_RX0_P
  • B505_RX0_N
  • B505_TX0_P
  • B505_TX0_N
  • JM3-26
  • JM3-28
  • JM3-25
  • JM3-27

1
  • B505_RX1_P
  • B505_RX1_N
  • B505_TX1_P
  • B505_TX1_N
  • JM3-20
  • JM3-22
  • JM3-19
  • JM3-21

2
  • B505_RX2_P
  • B505_RX2_N
  • B505_TX2_P
  • B505_TX2_N
  • JM3-14
  • JM3-16
  • JM3-13
  • JM3-15

3
  • B505_RX2_P
  • B505_RX2_N
  • B505_TX2_P
  • B505_TX2_N
  • JM3-8
  • JM3-10
  • JM3-7
  • JM3-9

MGT Lanes connection

Gigabit Ethernet

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 chip. The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3. The reference clock input of the PHY is supplied from an on-board 25MHz oscillator (U11), the 125MHz output clock is left unconnected.

PinSchematicConnected toNote
MDIP0...3

PHY_MDI0...3

B2B, JM1


MDC

ETH_MDC

MIO76


MDIOETH_MDIOMIO77
S_INS_INB2B, JM3
S_OUTS_OUTB2B, JM3
TXD0..3ETH_TXD0...3MIO65...68
TX_CTRLETH_TXCTLMIO69
TX_CLKETH_TXCKMIO64
RXD0...3ETH_RXD0...3MIO71...74
RX_CTRLETH_RXCTLMIO75
RX_CLKETH_RXCKMIO70
LED0...2PHY_LED0...2FPGA Bank 66
RESETnETH_RSTMIO24
GigaBit Ethernet connection

System Controller CPLD

Special purpose pins are connected to System Controller CPLD and have following default configuration:

Pin NameModeFunctionDefault Configuration
EN1InputPower Enable

No hard wired function on PCB. When forced low, PGOOD goes low without effect on power management

PGOODOutputPower GoodOnly indirect used for power status, see CPLD description
NOSEQ--No used for Power sequencing, see CPLD description
RESINInputReset

Active low reset, gated to POR_B

JTAGENInputJTAG SelectLow for normal operation, high for CPLD JTAG access
System Controller CPLD special purpose pins

USB Interface

USB PHY is provided by Microchip USB3320. The ULPI interface is connected to the Zynq PS USB0. I/O voltage is fixed at 1.8V. Reference clock input for the USB PHY is supplied by the on-board 52.00 MHz oscillator (U14).

 PHY PinZYNQ PinB2B NameNotes
ULPIMIO52..63-Zynq USB0 MIO pins are connected to the USB PHY.
REFCLK--52.000000 MHz from on-board oscillator (U14).
REFSEL[0..2]--Reference clock frequency select, all set to GND selects 52.000000 MHz.
RESETBMIO25-Active low reset.
CLKOUTMIO52-Connected to 1.8V, selects reference clock operation mode.
DP, DM-OTG_D_P, OTG_D_NUSB data lines routed to B2B connector JM3 pins 47 and 49.
CPEN-VBUS_V_ENExternal USB power switch active high enable signal, routed to JM3 pin 17.
VBUS-USB_VBUSConnect to USB VBUS via a series of resistors, see reference schematics, routed to JM3 pin 55.
ID-OTG_IDFor an A-device connect to ground, for a B-device left floating. routed from JM3 pin 23.
General overview of the USB PHY signals

I2C Interface

On-board I2C devices are connected to MIO38 (SCL) and MIO39 (SDA) which are configured as I2C0 by default. Addresses for on-board I2C slave devices are listed in the table below:

I2C DeviceI2C AddressNotes

Si5338A PLL

0x70-
EEPROM0x50-
Address table of the I2C bus slave devices

MIO Pins


MIO PinConnected toB2BNotes
0...5QSPI Flash, U7-SPI Flash
7...12QSPI Flash, U17-SPI Flash
13...23eMMC, U6

24ETH Transceiver, U8-ETH_RST
25USB2.0 Transceiver, U18-OTG_RST
26...33User MIOJM1
34...37N.C-N.C
38...39EEPROM, U25-I2C_SDA/SCL
40...45N.C
N.C
46...51SD CardJM1
52...63USB2.0 Transceiver, U18-
63...77Ethernet Transceiver, U8-
MIOs pins

Test Points

Test PointSignalConnected toNotes
1PS_LP0V85Regulator, U12
2SRST_BFPGA Bank 503, U1HPSCONFIG
3PS_AVCCRegulator, U9
4+1.1V_LPDDR4Regulator, U15
5PS_AVTTRegulator, U13
6--
7PS_FP0V85Regulator, U26
8PS_LP0V85Voltage Regulator, U12
9POR_BVoltage Regulator, U19
10PS_PLLVoltage Regulator, U23
11PL_VCCINTVoltage Regulator, U5
12...15--
16PL_VCUVoltage Regulator, U24
Test Points Information

On-board Peripherals

On board peripherals

Quad SPI Flash Memory

The TE0821 is equipped with dual Flash Memory, U7, U17.  Two quad SPI compatible serial bus flash memory chips are provided for FPGA configuration file and data storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.


PinSchematicNotes
QSPI, U7QSPI, U17
nCSMIO5MIO7
CLKMIO0MIO12
DI/IO0MIO4MIO8
DO/IO1MIO1MIO9
nHOLD/IO3MIO3MIO11
WP/IO2MIO2MIO10
Quad SPI interface MIOs and pins

EEPROM

There is a 2Kb EEPROM provided on the module TE0821.

MIO PinSchematicU?? PinNotes
MIO39I2C_SDASDA
MIO38I2C_SCLSCL
I2C EEPROM interface MIOs and pins

MIO PinI2C AddressDesignatorNotes
MIO38-MIO390x50U25
I2C address for EEPROM

LEDs

DesignatorColorConnected toActive LevelNote
D1RedDONELow
D2GreenUSR_LEDHigh
D3RedERR_OUTHigh
D4GreenERR_STATUSHigh
On-board LEDs

DDR4 SDRAM

The TE0823 SoM has a 1 GB volatile LPDDR4 SDRAM IC for storing user application code and data.

  • Part number: IS43LQ32256A
  • Supply voltage: 1.7V ~ 1.95V
  • Speed: 3200 Mbps
  • Temperature: -40 ~ 95 °C

Gigabyte Ethernet

On-board Gigabit Ethernet PHY (U8) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the ZynqMP Ethernet3 PS GEM3. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.00 MHz oscillator (U11).

U8 Pin SchematicConnected toNote
MDIP0...3

PHY_MDI0...3

B2B, JM1


MDC

ETH_MDC

MIO76


MDIOETH_MDIOMIO77
S_INS_INB2B, JM3
S_OUTS_OUTB2B, JM3
TXD0..3ETH_TXD0...3MIO65...68
TX_CTRLETH_TXCTLMIO69
TX_CLKETH_TXCKMIO64
RXD0...3ETH_RXD0...3MIO71...74
RX_CTRLETH_RXCTLMIO75
RX_CLKETH_RXCKMIO70
LED0...2PHY_LED0...2FPGA Bank 66
RESETnETH_RSTMIO24
Ethernet PHY to Zynq SoC connections


Clock Sources

DesignatorDescriptionFrequencyNote
U11MEMS Oscillator25 MHz
U14MEMS Oscillator52 MHz
U32MEMS Oscillator80 MHz
Osillators

USB2.0 Transceiver

Hi-speed USB ULPI PHY (U18) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO52..63, bank 502. The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.00 MHz oscillator (U14).

eMMC Flash Memory

eMMC Flash memory device(U6) is connected to the ZynqMP PS MIO bank 500 pins MIO13..MIO23. eMMC chips IS21ES08G-JCLI (FLASH - NAND Speicher-IC (64 Gb x 1) MMC ) is used.

Programmable Clock Generator

There is a Silicon Labs I2C programmable clock generator Si5338A (U10) chip on the module. It's output frequencies can be programmed using the I2C bus address 0x70 or 0x71. Default address is 0x70, IN4/I2C_LSB pin must be set to high for address 0x71.

A 25.00 MHz oscillator is connected to the pin IN3 and is used to generate the output clocks. The oscillator has its output enable pin permanently connected to 1.8V power rail, thus making output frequency available as soon as 1.8V is present. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTR banks.

Once running, the frequency and other parameters can be changed by programming the device using the I2C bus connected between the FPGA (master) and clock generator (slave). For this, proper I2C bus logic has to be implemented in FPGA.

U25 Pin
SignalConnected toDirectionNote

IN0..1

CLK_INJM3IN
IN2CLK_25MOscillator, U11IN
SCLI2C_SCLEEPROM,U25INOUT
SDAI2C_SDAEEPROM,U25INOUT
CLK0CLK0JM3OUT
CLK1B505_CLK3FPGA Bank 505IN
CLK2B505_CLK1FPGA Bank 505IN
CLK3CLK3_N
IN
Programmable Clock Generator Inputs and Outputs

Power and Power-On Sequence

Power Supply

Power supply with minimum current capability of 2.5 A for system startup is recommended.

Power Consumption

Power Input PinTypical Current
VINTBD*
Power Consumption

* TBD - To Be Determined

Power Distribution Dependencies



Power Distribution

Power-On Sequence

Power Sequency

Power Rails

Power Rail Name

B2B Connector

JM1 Pin

B2B Connector

JM2 Pin

B2B Connector

JM3 Pin

DirectionNotes
VIN

1, 3, 5

2, 4, 6, 8InputSupply voltage from the carrier board
3.3V-10, 12OutputInternal 3.3V voltage level
3.3VIN13, 15-InputSupply voltage from the carrier board
1.8V39-OutputInternal 1.8V voltage level
JTAG VREF-91OutputJTAG reference voltage.
Attention: Net name on schematic is "3.3VIN"

VCCO_64-7, 9InputHigh performance I/O bank voltage
VCCO_65-5InputHigh performance I/O bank voltage
VCCO_669, 11-InputHigh performance I/O bank voltage
Module power rails.

Bank Voltages

Bank          

Schematic Name

Voltage

Notes
24 HDVCCO_HD24_24Variable Max voltage 3.3V
25 HD
Variable Max voltage 3.3V
26 HDVCCO_HD25_26Variable Max voltage 3.3V
44 HDVCCO_HD24_44VariableMax voltage 3.3V
65 HP

VCCO_65

VariableMax voltage 1.8V
66 HPVCCO_661.8V
500 PSMIOVCCO_PSIO0_5001.8V

501 PSMIO

VCCO_PSIO1_501

3.3V


502 PSMIOVCCO_PSIO2_5021.8V
503 PSCONFIGVCCO_PSIO3_5031.8V
504 PSDDRDDR_1V21.2V
Zynq SoC bank voltages.


Board to Board Connectors

These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three Samtec Razor Beam LSHM connectors on the bottom side.

  • 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
  • 1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)
Connector Mating height

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Order numberConnector on baseboardcompatible toMating height
23836REF-189016-01LSHM-150-02.5-L-DV-A-S-K-TR6.5 mm

LSHM-150-03.0-L-DV-A-S-K-TRLSHM-150-03.0-L-DV-A-S-K-TR7.0 mm
23838REF-189016-02LSHM-150-04.0-L-DV-A-S-K-TR8.0 mm

LSHM-150-06.0-L-DV-A-S-K-TRLSHM-150-06.0-L-DV-A-S-K-TR10.0mm
26125REF-189017-01LSHM-130-02.5-L-DV-A-S-K-TR6.5 mm

LSHM-130-03.0-L-DV-A-S-K-TRLSHM-130-03.0-L-DV-A-S-K-TR7.0 mm
24903 REF-189017-02LSHM-130-04.0-L-DV-A-S-K-TR8.0 mm

LSHM-130-06.0-L-DV-A-S-K-TRLSHM-130-06.0-L-DV-A-S-K-TR10.0mm
Connectors.

The module can be manufactured using other connectors upon request.

Connector Speed Ratings

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking heightSpeed rating
12 mm, Single-Ended7.5 GHz / 15 Gbps
12 mm, Differential

6.5 GHz / 13 Gbps

5 mm, Single-Ended11.5 GHz / 23 Gbps
5 mm, Differential7.0 GHz / 14 Gbps
Speed rating.
Current Rating

Current rating of  Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).

Connector Mechanical Ratings
  • Shock: 100G, 6 ms Sine
  • Vibration: 7.5G random, 2 hours per axis, 3 axes total


Manufacturer Documentation

  File Modified
PDF File hsc-report_lshm-lshm-05mm_web.pdf High speed test report 07 04, 2016 by Thorsten Trenz
PDF File lshm_dv.pdf LSHM catalog page 07 04, 2016 by Thorsten Trenz
PDF File LSHM-1XX-XX.X-X-DV-A-X-X-TR-FOOTPRINT(1).pdf Recommended layout and stencil drawing 07 04, 2016 by Thorsten Trenz
PDF File LSHM-1XX-XX.X-XX-DV-A-X-X-TR-MKT.pdf Technical drawing 07 04, 2016 by Thorsten Trenz
PDF File REF-189016-01.pdf Technical Drawing 07 04, 2016 by Thorsten Trenz
PDF File REF-189016-02.pdf Technical Drawing 07 04, 2016 by Thorsten Trenz
PDF File REF-189017-01.pdf Technical Drawing 07 04, 2016 by Thorsten Trenz
PDF File REF-189017-02.pdf Technical Drawing 07 04, 2016 by Thorsten Trenz
PDF File TC0923--2523_report_Rev_2_qua.pdf Design qualification test report 07 04, 2016 by Thorsten Trenz
PDF File tc0929--2611_qua(1).pdf Shock and vibration report 07 04, 2016 by Thorsten Trenz



Technical Specifications

Absolute Maximum Ratings

SymbolsDescriptionMinMaxUnit

VIN supply voltage

-0.3

7

V

See EN6347QI and TPS82085SIL datasheets
3.3VIN supply voltage-0.13.630VXilinx DS925 and TPS27082L datasheet
PS I/O supply voltage, VCCO_PSIO-0.53.630VXilinx document DS925
PS I/O input voltage-0.5VCCO_PSIO + 0.55VXilinx document DS925
HP I/O bank supply voltage, VCCO-0.52.0VXilinx document DS925
HP I/O bank input voltage-0.55VCCO + 0.55VXilinx document DS925
PS GTR reference clocks absolute input voltage-0.51.1VXilinx document DS925
PS GTR absolute input voltage-0.51.1VXilinx document DS925

Voltage on SC CPLD pins

-0.5

3.75

V

Lattice Semiconductor MachXO2 datasheet

Storage temperature

-40

+85

°C

See eMMC datasheet
PS absolute maximum ratings

Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

ParameterMinMaxUnitsReference Document
VIN supply voltage3.36VSee TPS82085S datasheet
3.3VIN supply voltage3.33.465VSee LCMXO2-256HC, Xilinx DS925 datasheet
PS I/O supply voltage, VCCO_PSIO1.7103.465VXilinx document DS925
PS I/O input voltage–0.20VCCO_PSIO + 0.20VXilinx document DS925
HP I/O banks supply voltage, VCCO0.9501.9VXilinx document DS925
HP I/O banks input voltage-0.20VCCO + 0.20VXilinx document DS925
Voltage on SC CPLD pins-0.33.6VLattice Semiconductor MachXO2 datasheet
Operating Temperature Range085°CXilinx document DS925, extended grade Zynq temperarure range
Recommended operating conditions.

Physical Dimensions

  • Module size: 40 mm × 50 mm.  Please download the assembly diagram for exact numbers.

  • Mating height with standard connectors: 8 mm.

PCB thickness: 1.7 mm.

Physical Dimension

Currently Offered Variants 

Trenz shop TE0823 overview page
English pageGerman page
Trenz Electronic Shop Overview

Revision History

Hardware Revision History


DateRevisionChangesDocumentation Link
2018-09-25REV01Initial ReleaseREV01
Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.

Board hardware revision number.

Document Change History

DateRevisionContributorDescription

Pedram Babakhani

  • Bugfix Boot mode

2020-11-02v.40Pedram Babakhani
  • Initial Release

--

all

  • --
Document change history.

Disclaimer

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.


  • No labels