You are viewing an old version of this page. View the current version.

Compare with Current View Page History

« Previous Version 9 Next »

Host Computer's Software Connection (with I2C EEPROM) Available

These two commands could (not should) be used to change FX2 microcontroller's firmware and readback the EEPROM content.

The EEPROM switch should be enabled, or these two command will fail.

Host Computer's Software Connection (with I2C FPGA or other device) Available

Reference Design (Logic Architecture Layer = Reference Architecture Layer)

The I2C bus is used to deliver MicroBlaze API Commands (MB Commands) to FPGA's MicroBlaze through FPGA's XPS_I2C_SLAVE custom IP block. The I2C bus is also used to retrieve the status of the MicroBlaze (SET_INTERRUPT commandFX22MB_REG0_GETVERSION commandGET_INTERRUPT command). See  Reference Architecture Layer.

General Description

TE USB FX2 module has a flexible IIC (aka I2C) bus on-board as outlined in the figure below.


 

I2C bus topology.

The I2C signals on the TE USB FX2 module are listed and described in the table below

name

definition

description

SDA

serial data

This is a bidirectional pin used to transfer addresses and data into and out of a device.

SCL

serial clock

This signal is used to synchronize the data transfer to and from a device.

I2C signals summary.

The I2C bus is typically used by the USB FX2 microcontroller to write USB firmware to the serial EEPROM. In this case,
the I2C port of the FPGA must be set in slave mode (SCL pin as input), the device attached to the I2C port of B2B J(M)5 connector must be set to slave mode.

The USB FX2 microcontroller can operate just in I2C master mode (default operation). If the user wants to set another device attached to the I2C bus as master device, the USB FX2 microcontroller shall three-state (Z = high impedance) its SCL and SDA pins.

If the FPGA is set to I2C master mode, it can write to or read from serial EEPROM (always slave mode) and B2B connector J(M)5 (attached device set to slave mode).

If the device attached to the I2C port of B2B J(M)5 connector is set to master mode, it can write to or read from serial EEPROM (always slave mode) and FPGA I2C port (set to slave mode).
Possible I2C operation modes are summarized in the table below.

core

EZ-USB FX2LP

FPGA
(SDA = I/O)

B2B J(M)5

serial EEPROM

default

master

slave
SCL = I

slave

slave

custom

inactive
SCL = SDA = Z

master
SCL = O

slave

slave

custom

inactive
SCL = SDA = Z

slave
SCL = I

master

slave

I2C bus modes summary.

TE USB FX2 module reference design includes an HDL core managing the fast mode (400 kHz) I2C communication between the Xilinx MicroBlaze embedded soft-processor and the EZ-USB FX2LP USB FX2 microcontroller.

I2C pins on B2B connector J(M)5 cannot be used as GPIOs (general purpose I/Os), as these bus signals are pulled up to 3.3V.

  • No labels