TE0820 TRM

Overview

The Trenz Electronic TE0820 is 4 x 5 cm standard footprint MPSoC module integrating a Xilinx Zynq UltraScale+ with up to 4 GByte 32-Bit DDR4 SDRAM, max. 512 MByte SPI Boot Flash memory for configuration and operation and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via rugged high-speed stacking strips. All Trenz Electronic SoMs in 4 x 5 cm form factor are mechanically compatible.

Key Features

• Xilinx Zynq UltraScale+ MPSoC 784-pin package (ZU2EG, option for  ZU5EV)
  • Quad-core or dual-core Cortex-A53 64-bit ARM v8 application processing unit (APU) (depends on assembly variant CG,EG,EV)
  • Dual Cortex-R5 32-bit ARM v7 real-time processing unit (RPU)

  • Four high-speed serial I/O (HSSIO) interfaces supporting following protocols:

    • PCI Express® interface version 2.1 compliant
    • SATA 3.1 specification compliant interface

    • DisplayPort source-only interface with video resolution up to 4k x 2k

    • USB 3.0 specification compliant interface implementing a 5 Gbit/s line rate
    • 1 GB/s serial GMII interface
  • 132 x HP PL I/Os (3 banks)
  • 14 x PS MIOs (6 of the MIOs intended for SD card interface in default configuration)
  • 4 x serial PS GTR transceivers
• 1 GByte DDR4 SDRAM, 4 GByte maximum
• Dual parallel SPI boot Flash, 512 MByte maximum
• 4 GByte eMMC (up to 64 GByte)
• GT reference clock input
• PLL for GT clocks (optional external reference)
• Gigabit Ethernet transceiver PHY (Marvell Alaska 88E1512)
• MAC address serial EEPROM with EUI-48™ node identity (Microchip 24AA025E48)
• Hi-speed USB 2.0 ULPI transceiver with full OTG support (Microchip USB3320C)
• Programmable quad clock generator
• Plug-on module with 2 x 100-pin and 1 x 60-pin high-speed hermaphroditic strips
• All power supplies on board
• Size: 50 x 40 mm

Block Diagram

Figure 1: TE020-02 block diagram.

Main Components

Figure 2: TE0820-02 main components.

1. Xilinx Zynq UltraScale+ ZU3EG MPSoC, U1
2. 4A PowerSoC DC-DC converter (PL_VCCINT, 0.85V), U5
3. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (PS_AVCC, 0.9V), U9
4. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (PS_AVTT, 1.8V), U13

5. 3A PFET load switch with configurable slew rate, fast transient isolation and hysteresis control (3.3V), Q1

6. Ultra-low supply-current voltage monitor with optional watchdog, U19
7. Marvell Alaska 88E1512 integrated 10/100/1000 Mbps energy efficient ethernet transceiver, U8
8. Low-power programmable oscillator @ 12.000000 MHz, U11
9. Miniature traceability S/N pad for low-cost, unique product identification
10. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (DDR_2V5, 2.5V), U4
11. 4 Gbit (256 x 16) DDR4 SDRAM, U3
12. 4 Gbit (256 x 16) DDR4 SDRAM, U2
13. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (DDR_1V2, 1.2V), U15
14. 1.8V, 256 Mbit multiple I/O serial flash memory, U17
15. 1.8V, 256 Mbit multiple I/O serial flash memory, U7
16. Low-power programmable oscillator @ 33.333333 MHz, U32
17. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (PS_VCCINT, 0.85V), U12
18. 350 mA, ultra-low VIN, RF low-dropout linear regulator with bias pin (PS_PLL, 1.2V), U23
19. 3A high-efficiency step-down converter MicroSiP™ with integrated inductor (1.8V), U20
20. B2B connector Samtec Razor Beam™ LSHM-150, JM2
21. DDR termination regulator with VTTREF buffered reference, U16
22. Low-power programmable oscillator @ 52.000000 MHz, U14
23. Highly integrated full featured hi-speed USB 2.0 ULPI   transceiver, U18
24. B2B connector Samtec Razor Beam™ LSHM-130, JM3
25.  I²C programmable, any  frequency , any output  quad clock generator, U10
26. B2B connector Samtec Razor Beam™ LSHM-150, JM1
27. Lattice Semiconductor MachXO2 System Controller CPLD, U21
28. 4 GByte eMMC memory, U6
    

Initial Delivery State

Table 1: Initial delivery state of programmable devices on the module.

Boot Process

Two different firmware versions are available, one with the QSPI boot option and other with the SD Card boot option.

Table 2: Boot mode pin description.

For more information refer to the TE0820 CPLD - BootMode section. 

Signals, Interfaces and Pins

Board to Board (B2B) I/Os

Zynq MPSoC's I/O banks signals connected to the B2B connectors:

Table 3: General overview of board to board I/O signals.

For detailed information about the pin-out, please refer to the Pin-out table.

MGT Lanes

MGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, two signals each or four signals total per one MGT lane. Following table lists lane number, MGT bank number, transceiver type, signal schematic name, board-to-board pin connection and FPGA pins connection:

Table 4: MGT lanes.

Below are listed MGT banks reference clock sources.

Table 5: MGT reference clock sources.

JTAG Interface

JTAG access to the Xilinx Zynq-7000 is provided through B2B connector JM2.

Table 6: JTAG interface signals.

Pin 89 JTAGEN of B2B connector JM1 is used to control which device is accessible via JTAG. If set to low or grounded, JTAG interface will be routed to the Xilinx Zynq MPSoC. If pulled high, JTAG interface will be routed to the System Controller CPLD.

System Controller I/O Pins

Special purpose pins are connected to System Controller CPLD and have following default configuration:

Table 7: System Controller CPLD special purpose pins.

See also TE0820 CPLD.

Default PS MIO Mapping

Table 8: TE0820-02 PS MIO mapping.

Gigabit Ethernet

On-board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 chip. The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3. The reference clock input of the PHY is supplied from an on-board 25MHz oscillator (U11), the 125MHz output clock is left unconnected.

Ethernet PHY connection

Table 9: General overview of the Gigabit Ethernet PHY signals.

USB Interface

USB PHY is provided by Microchip USB3320. The ULPI interface is connected to the Zynq PS USB0. I/O voltage is fixed at 1.8V. Reference clock input for the USB PHY is supplied by the on-board 25.000000 MHz oscillator (U15).

USB PHY connection

Table 10: General overview of the USB PHY signals.

I2C Interface

On-board I²C devices are connected to MIO38 (SCL) and MIO39 (SDA) which are configured as I²C1 by default. Addresses for on-board I²C slave devices are listed in the table below:

Table 11: Address table of the I²C bus slave devices.

On-board Peripherals

System Controller CPLD

The System Controller CPLD (U21) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 product family). It is the central system management unit with module specific firmware installed to monitor and control various signals of the FPGA, on-board peripherals, I/O interfaces and module as a whole.

See also TE0820 System Controller CPLD page.

DDR4 Memory

By default TE0820-02 module has two 16-bit wide Nanya NT5AD256M16B2 DDR4 SDRAM chips arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM. Different memory sizes are available optionally.

2 x 32 MByte Quad SPI Flash Memory

Two quad SPI compatible serial bus flash N25Q256A memory chips are provided for FPGA configuration file storage. After configuration completes the remaining free memory can be used for application data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths to be used. The maximum data transfer rate depends on the bus width and clock frequency.

Programmable Clock Generator

There is a Silicon Labs I²C programmable clock generator Si5338A (U10) chip on the module. It's output frequencies can be programmed using the I²C bus address 0x70 or 0x71. Default address is 0x70, IN4/I2C_LSB pin must be set to high for address 0x71.

A 25.000000 MHz oscillator is connected to the pin IN3 and is used to generate the output clocks. The oscillator has its output enable pin permanently connected to 1.8V power rail, thus making output frequency available as soon as 1.8V is present. Three of the Si5338 clock outputs are connected to the FPGA. One is connected to a logic bank and the other two are connected to the GTR banks. It is possible to use the clocks connected to the GTR bank in the user's logic design. This is achieved by instantiating a IBUFDSGTE buffer in the design.

Once running, the frequency and other parameters can be changed by programming the device using the I²C bus connected between the FPGA (master) and clock generator (slave). For this, proper I²C bus logic has to be implemented in FPGA.

Table 12: General overview of the on-board quad clock generator I/O signals.

Oscillators

The module has following reference clock signals provided by on-board oscillators and external source from carrier board:

Table 13: Reference clock signals.

Gigabit Ethernet PHY

On-board Gigabit Ethernet PHY (U8) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the ZynqMP Ethernet3 PS GEM3. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U21).

High-speed USB ULPI PHY

Hi-speed USB ULPI PHY (U32) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U33).

MAC Address EEPROM

A Microchip 24AA025E48 serial EEPROM (U25) contains a globally unique 48-bit node address, which is compatible with EUI-48(TM) specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. It is accessible over I²C bus with slave device address 0x53.

GTR Transceivers

The Xilinx Zynq UltraScale+ device used on the TE0820 module has 4 GTR transceivers. All 4 are wired directly to B2B connector JM3. There are also 3 clock sources for the transceivers. B505_CLK0 is connected directly to B2B connector JM3, so the clock can be provided by the carrier board. Other two clocks B505_CLK1 and B505_CLK3 are provided by the on-board clock generator (U10). As there are no capacitive coupling of the data and clock lines that are connected to the connectors, these may be required on the user’s PCB depending on the application.

On-board LEDs

There is one on-board red LED D1 wired to the PS DONE signal.

Power and Power-on Sequence

Power Supply

Power supply with minimum current capability of 3A for system startup is recommended.

Power Consumption

Table 14: Power consumption.

*TBD - To be determined.

Power Distribution Dependencies

Module has two power input rails which can be connected to the single power source.

Figure 3: TE0820-02 power distribution diagram.

Power-On Sequence

Figure 4: TE0820-02 power-on sequence diagram.

For highest efficiency of the on-board DC-DC regulators, it is recommended to use one 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.

It is important that all carrier board I/Os are 3-stated at power-on until System Controller CPLD sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10 and 12, indicating that all on-module voltages have become stable and module is properly powered up.

See Xilinx datasheet DS925 for additional information. User should also check related carrier board documentation when choosing carrier board design for TE0715 module.

Power Rails

Table 15: TE0820-02 power rails.

Bank Voltages

Table 16: TE0820-02 I/O bank voltages.

See Xilinx Zynq UltraScale+ datasheet DS925 for the voltage ranges allowed.

Board to Board Connectors

Variants Currently In Production

Table 17: TE0820-02 variants.

Technical Specifications

Absolute Maximum Ratings

Table 18: Module absolute maximum ratings.

Recommended Operating Conditions

Table 19: Recommended operating conditions.

Operating Temperature Ranges

Extended grade: 0°C to +85°C.

Module operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Physical Dimensions

• Module size: 50 mm × 40 mm.  Please download the assembly diagram for exact numbers.

• Mating height with standard connectors: 8 mm

• PCB thickness: 1.6 mm

• Highest part on PCB: approximately 5 mm. Please download the step model for exact numbers.

All dimensions are shown in millimeters. Additional sketches, drawings and schematics can be found here.

Figure 5: TE0820 module physical dimensions.

Revision History

Hardware Revision History

Table 20: Hardware revision history table.

Hardware revision number is written on the PCB board next to the module model number separated by the dash.

Figure 6: TE0820 module hardware revision.

Document Change History

Table 21: Document change history.

Disclaimer