Page History
...
HTML |
---|
<!-- General Design description --> |
MicroBlaze MicroBlaze Design with HyperRAM memory test example.
...
- Connect JTAG and power on PCB
- (if not done) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd" or open with "vivado_open_project_guimode.cmd", if generated.
- Open Vivado HW Manager
- Program Bitfile
Usage
Info |
---|
HBMC IP is a 10 minute run-time limited evaluation version of the full-edition |
- Prepare HW like described on section Programming
- Connect UART USB (most cases same as JTAG)
- Power On PCB (Do not restart, if you use Bitfile programming)
Note: FPGA Loads Bitfile from Flash
...
Date | Document Revision | Authors | Description | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||
v.2 | John Hartfiel |
| |||||||||||||||||||||||
2018-05-06 | v.1 |
|
| ||||||||||||||||||||||
All |
|
...
Overview
Content Tools