Page History
...
Download PDF version of this document.
Scroll pdf ignore | |
---|---|
Table of Contents
|
Overview
Scroll Only (inline) |
---|
Refer to "https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/TE0745" for downloadable version of this manual and the rest of available documentation. |
The Trenz Electronic TE0745 is an industrial-grade SoC module integrating a Xilinx Zynq-7 (Z-7030, Z-7035 or Z-7045), 1 GByte DDR3/L SDRAM, 32 MByte SPI Flash memory for configuration and operation and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/O's is provided via rugged high-speed stacking strips.
Block Diagram
Figure 1: TE0745-02 Block Diagram
Main Components
Figure 2: TE0745-02 SoC module
- Xilinx ZYNQ-7000 family SoC, U1
- 256 Mbit Quad SPI Flash Memory Micron N25Q256A, U12
- Reference clock signal oscillator SiTime SiT8008BI @33.333 MHz, U12
- Reference clock signal oscillator SiTime SiT8008BI @25.000 MHz, U9
- Marvell Alaska 88E1512 Gigabit Ethernet PHY, U3
- Intelligent Memory 512 MByte DDR3L-1600 SDRAM (8 Banks a 32 MWords, 16 Bit Word-Width), U3
- TI TPS51206 DDR3 Memory Termination Regulator with buffered reference votlage VTTREF, U18
- Intersil ISL12020MIRZ Real-Time-Clock, U24
- TI TCA9517 Level-shifting I²C bus repeater, U17
- LED D2 red
- LED D1 green
- Intelligent Memory 512 MByte DDR3L-1600 SDRAM (8 Banks a 32 MWords, 16 Bit Word-Width), U5
- Altera Enpirion EN63A0QI 12A DCDC PowerSoC @1.0V (VCCINT), U4
- TI TPS74401RGW LDO DC/DC regulator @1.2V (MGTAVTT), U8
- TI TPS72018DRVR LDO DC/DC regulator @1.8V (MGTAUX), U6
- TI TPS74401RGW LDO DC/DC regulator @1.0V (MGTAVCC), U11
- Silicon Labs Si5338A I²C Programmable Quad Clock Generator, U13
- Reference clock signal oscillator SiTime SiT8008BI @25.000 MHz, U21
- Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J3
- Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J1
- Samtec ST5-80-1.50-L-D-P-TR 160-pin stacking strips (2 rows a 80 positions), J2
- 256 Mbit Quad SPI Flash Memory (Micron N25Q256A, U14
- Microchip USB3320 USB Transceiver PHY , U32
- Reference clock signal oscillator SiTime SiT8008BI @52.000 MHz, U33
- Microchip 24AA025E48 EEPROM for MAC Address
- Lattice Semiconductor MachXO2-256HC System Controller CPLD, U2
Key Features
Industrial-grade Xilinx Zynq-7000 (Z-7030, Z-7035, Z-7045) SoM
- Rugged for shock and high vibration
- 10/100/1000 Mbps Ethernet transceiver PHY
- EEPROM for storing Ethernet MAC Address
- 16-Bit wide 1GB DDR3 SDRAM
- 32 MByte QSPI flash memory
- Programmable clock generator
- Plug-on module with 3 × 160-pin high-speed hermaphroditic strips
- 132 FPGA I/Os (65 LVDS pairs possible) and 14 PS MIO available on B2B connectors
- 8 GTX (high-performance transceiver) lanes (Z-7030: 4 GTX lanes)
- USB 2.0 OTG high-speed PHY
- On-board high-efficiency DC-DC converters
- System management
- eFUSE bit-stream encryption
- AES bit-stream encryption
- Temperature compensated RTC (real-time clock)
- User LED
- Evenly-spread supply pins for good signal integrity
Additional assembly options are available for cost or performance optimization upon request.
Initial Delivery State
...
Storage device name
...
Content
...
Notes
...
24AA025E48 EEPROM
...
User content not programmed
...
SPI Flash OTP Area
...
Empty, not programmed
...
Except serial number programmed by flash vendor.
...
SPI Flash Quad Enable bit
...
Programmed
...
SPI Flash main array
...
Demo design
...
eFUSE USER
...
Not programmed
...
eFUSE Security
...
Not programmed
...
Table 1: Initial delivery state
Signals, Interfaces and Pins
Board to Board (B2B) I/O's
The Board to Board connectors are high-speed hermaphroditic stacking strips and provide a modular interface to the SoC's PL and PS I/O's.
The connector supports single ended and differential signaling as the I/O's are usable as LVDS-pairs.
The I/O signals are routed from the SoC's PL banks as LVDS-pairs to the B2B connector.
...
Table 2: B2B connector pin-outs of available PL and PS banks of the SoC module
For detailed information about the pin out, please refer to the Pin-out Table.
MGT lanes
The B2B connector J1 and J2 provide also access to the MGT-banks of the SoC module. There are 8 high-speed data links (Xilinx GTX transceiver) available composed as differential signaling pairs for both directions (RX/TX), means from module to base-board and vice versa.
The MGT-banks have also clock input-pins which are exposed to the B2B connector J3. Following MGT-lanes are available on the B2B connectors:
...
1 reference clock signal (MGT_CLK3) from programmable quad PLL clock generator U16 to bank's pins AA6/AA5.
1 reference clock signal (MGT_CLK2) from B2B connector J3 (pins J3-81/J3-83) to bank's pins W6/W5.
...
1 reference clock signal (MGT_CLK1) from programmable quad PLL clock generator U16 to bank's pins U6/U5.
1 reference clock signal (MGT_CLK0) from B2B connector J3 (pins J3-75/J3-77) to bank's pins R6/R5.
...
Table 3: B2B connector pin-outs of available MGT-lanes of the SoC module
Interface on B2B connectors
The B2B connector provides further interfaces like 'JTAG' and 'I²C' to the System Controller CPLD:
...
TMS, pin J1-144
TDI, pin J1-142
TDO, pin J1-145
TCK, pin J1-143
JTAG_EN, pin J1-148
...
Note |
---|
JTAG_EN pin in B2B connector J1-148 should be kept low or grounded for normal operation! |
At normal operation the JTAG-signals will be forwarded to the SoC module. Else the JTAG_EN pin must be high or open to update the CPLD firmware via JTAG-interface.
VCCIO: PS_3.3V
...
I2C_33_SCL, pin J2-119
I2C_33_SDA, pin J2-121
RTC, U24
SC CPLD, U2
MAC Address EEPROM, U23
Zynq-module, U1
Quad programmable PLL clock generator, U16
...
The I²C-interface of the RTC U24 (pin 12: SCL, pin 11: SDA) and the B2B-connector J2 are operating with the reference voltage PS_3.3V.
Following component's I²C-interfaces are operating with the reference voltage PS_1.8V (voltage level shifting (3.3V ↔ 1.8V) via I²C bus repeater U17):
SC CPLD U2, bank 2, pins 16 (SDA), 17 (SCL)
MAC Address EEPROM U23, pins 1 (SCL), 3 (SDA)
Zynq-chip U1, bank 500 (MIO0), pins A25 (SCL), B26 (SDA)
Quad programmable PLL clock generator U16: pins 12 (SCL), 19 (SDA)
Component's I²C Addresses:
RTC: 0x6F
RTC RAM: 0x57
MAC Address EEPROM: 0x53
Quad programmable PLL clock generator: 0x70
...
RST_IN_N, pin J2-131
PS_SRST, pin J2-152
BOOTMODE, pin J2-133
...
PWR_PS_OK, pin J2-139
SC CPLD bank 0, pins 25; Reset Circuit U41, pin 3
SC CPLD bank 2, pin 12; Zynq-chip bank 501, pin A22
...
SC CPLD bank 0, pin 28; PG-signal DCDC-converter U31, pin 2
Low-active Power-On reset-pin, controls POR_B-signal (bank 500, pin C23) of Zynq-chip.
...
Control line which sets in conjunction with signal 'BOOTMODE1' the boot source of the Zynq-chip. See section "Boot Modes".
...
Indicates stable state of PS supply voltage (low-active).
Table 4: B2B connector pin-outs of available interfaces
System Controller I/O Pins
Special purpose pins are connected to System Controller CPLD and have following default configuration:
...
No hard wired function on PCB, when forced low pulls POR_B low to
emulate power on reset.
...
Active low reset, gated to POR_B.
...
LEDs
...
D2
...
Green
...
DONE
...
Reflects inverted DONE signal. ON when FPGA is not configured,
OFF as soon as PL is configured.
This LED will not operate if the SC can not power on the 3.3V output
rail that also powers the 3.3V circuitry on the module.
...
D3
...
Red
...
SC
...
D4
...
Green
...
MIO7
...
User controlled, default OFF (when PS7 has not been booted).
Default MIO Mapping
...
Ethernet PHY LED2
INTn Signal.
...
Gigabit Ethernet
On board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 IC. The Ethernet PHY RGMII Interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. SGMII (SFP copper or fiber) can be used directly with the Ethernet PHY, as the SGMII pins are available on the B2B connector JM3. The reference clock input of the PHY is supplied from an on-board 25MHz oscillator (U9), the 125MHz output clock is connected to IN5 of the PLL chip (U10).
Ethernet PHY connection
...
Can be routed via PL to any free PL I/O pin in B2B connector.
This LED is connected to PL via level-shifter implemented in
system controller CPLD.
...
By default the PHY address is strapped to 0x00, alternate
configuration is possible.
...
USB Interface
USB PHY is provided by USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0. The I/O Voltage is fixed at 1.8V. The reference clock input of the PHY is supplied from an on-board 25 MHz oscillator (U15).
USB PHY connection
...
The schematics for the USB connector and required components is different depending on the USB usage. USB standard A or B connectors can be used for Host or Device modes. A Mini USB connector can be used for USB Device mode. A USB Micro connector can be used for Device mode, OTG Mode or Host Mode.
Boot Modes
By default the TE-0715 supports QSPI and SD Card boot modes which is controlled by the MODE input signal from the B2B connector.
...
MODE Signal State
...
High or open
...
QSPI
...
Low or ground
...
SD Card
On-board Peripherals
Processing System (PS) Peripherals
...
Temperature compensated RTC.
...
Clocking
...
PS CLK
...
33.3333 MHz
...
U11
...
PS_CLK
...
PS subsystem main clock.
...
ETH PHY reference
...
25 MHz
...
U9
...
-
...
USB PHY reference
...
52 MHz
...
U15
...
-
...
PLL reference
...
25 MHz
...
U18
...
-
...
GT REFCLK0
...
-
...
B2B
...
U9/V9
...
Externally supplied from baseboard.
...
GT REFCLK1
...
125 MHz
...
U10 Si5338
...
U5/V5
...
Default clock is 125 MHz.
RTC - Real Time Clock
An temperature compensated Intersil ISL12020M is used for Real Time Clock (U16). Battery voltage must be supplied to the module from the main board. Battery backed registers can be accessed over I2C bus at slave address of 0x6F. General purpose RAM is at I2C slave address 0x57. RTC IC is supported by Linux so it can be used as hwclock device.
PLL - Phase-Locked Loop
There is a Silicon Labs I2C programmable clock generator Si5338A (U10) chip on the module. It's output frequencies can be programmed using the I2C bus address 0x70.
PLL connection
...
IN1/IN2
...
Externally supplied
...
Needs decoupling on base board.
...
IN3
...
25MHz
...
Fixed input clock.
...
IN4
...
-
...
-
...
IN5/IN6
...
125MHz
...
Ethernet PHY output clock.
...
CLK0
...
-
...
Not used, disabled.
...
CLK1
...
-
...
Not used, disabled.
...
CLK2 A/B
...
125MHz
...
MGT reference clock 1.
...
CLK3A
...
-
...
Bank 34 clock input, default disabled, User clock.
...
CLK3B
...
-
...
Not used, disabled.
MAC Address EEPROM
A Microchip 24AA025E48 EEPROM (U19) is used which contains a globally unique 48-bit node address, that is compatible with EUI-48(TM) and EUI-64(TM) specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. It is accessible through the I2C slave address 0x50.
Power and Power-On Sequence
Warning |
---|
TE0715-xx-30 has several HP banks on B2B connectors. Those banks have maximum voltage tolerance of 1.8V. Please check special instructions for the baseboard to be used with TE0715-xx-30. |
Power Supply
Power supply with minimum current capability of 3A for system startup is recommended.
Power Consumption
Power Input Pin | Max Current |
---|---|
VIN | TBD* |
3.3VIN | TBD* |
* TBD - To Be Determined soon with reference design setup.
Lowest power consumption is achieved when powering the module from single 3.3V supply. When using split 3.3V/5V supplies the power consumption (and heat dissipation) will rise due to the DC-DC converter efficiency (it decreases when VIN/VOUT ratio rises). Typical module power consumption is between 2-3W.
Power-On Sequence
For highest efficiency of on board DC/DC regulators, it is recommended to use same 3.3V power source for both VIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power them up simultaneously.
It is important that all baseboard I/Os are 3-stated at power-on until System Controller sets PGOOD signal high (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10 and 12, meaning that all on-module voltages have become stable and module is properly powered up.
See Xilinx datasheet DS187 (for XC7Z015) or DS191 (for XC7Z030) for additional information. User should also check related baseboard documentation when choosing baseboard design for TE0715 module.
Page break |
---|
Power Rails
...
Voltages on B2B
Connectors
...
B2B JM1 Pin
...
B2B JM2-Pin
...
Input/
Output
...
TE0715-xx-15: high range bank voltage.
...
TE0715-xx-15: high range bank voltage.
...
Bank Voltages
...
Bank
...
Voltage
...
TE0715-xx-15
...
TE0715-xx-30
...
Absolute Maximum Ratings
...
Parameter
...
Units
...
Notes
...
VIN supply voltage
...
-0.3
...
6.0
...
V
...
3.3VIN supply voltage
...
-0.4
...
3.6
...
V
...
PL IO bank supply voltage for HP I/O banks (VCCO)
...
Voltage on module JTAG pins
...
-0.4
...
V
...
Storage temperature
...
-40
...
+85
...
°C
...
Note |
---|
Assembly variants for higher storage temperature range are available on request. |
Note |
---|
Please check Xilinx datasheet DS187 (for XC7Z015) or DS191 (for XC7Z030) for complete list of absolute maximum and recommended operating ratings. |
Recommended Operating Conditions
...
PL I/O bank supply voltage for HR
I/O banks (VCCO)
...
PL I/O bank supply voltage for HP
I/O banks (VCCO)
...
TE0715-xx-15 does not have
HP banks
...
Xilinx datasheet DS191
or DS187
...
TE0715-xx-15 does not have
HP banks
(*) Check datasheet
...
B2B connectors
...
Technical Specifications
Absolute Maximum Ratings
Recommended Operating Conditions
Physical Dimensions
Module size: 52 mm × 76 mm. Please download the assembly diagram for exact numbers
Mating height with standard connectors: 4mm
PCB thickness: 1.6mm
Highest part on PCB: approx. 3mm. Please download the step model for exact numbers
All dimensions are given in millimeters.
Operating Temperature Ranges
Commercial grade: 0°C to +70°C.
Industrial grade: -40°C to +85°C.
The module operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Weight
.. g - Plain module
.. g - Set of bolts and nuts
Revision History
Hardware Revision History
...
Notes
...
Hardware revision number is written on the PCB board together with the module model number separated by the dash.
Document Change History
...
Revision
...
Disclaimer
...