Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Following table gives a summary of the available I/O's, interfaces and differential pairs of the B2B connectors JB1, JB2 and JB3:

B2B ConnectorInterfacesCount of I/O'sNotes
JM1User I/O54 single ended or 27 differential-
MGT lanes4 differential pairs, 2 lanes-
MGT reference clock input1-
JTAG4-
SoM control signals2'PROG_B', 'DONE'
ADC interface1 differential pair-
JM2User I/O36 single ended or 18 differential-
SFP+ Interface control signals8-
QSPI interface6-
UART interface2-
User LEDs2Red, Green
SoM control signals1'BOOTMODE'

Table 1: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors.

...

Following table gives a summary of the pin-assignment, available interfaces and functional I/O's of the pin headers:

On-board Pin Header
Control Signals and InterfacesCount of I/O'sNotes
J17User I/O36 single ended or 18 differential-
QSPI interface6-
J20

User I/O

42 single ended or 21 differential-
J3JTAG4-
UART2-
SoM control signals2'BOOTMODE', 'PROG_B'
ADC1 differential pair-
MGT reference clock input1 differential pairAC decoupled on-board (100 nF capacitor)
J4User I/O6 single ended or 3 differential3.3V, 3.3V_OUT voltage level available on header

Table 2: General overview of PL I/O signals, SoM's interfaces and control signals connected to the on-board connectors.

...

Following table describes the pin-assignment of the SFP+ connector in detail:

SFP+ pinPin Schematic NameB2BFPGA DirectionDescriptionNote
Transmit Data + (pin 18)MGT_TX2_PJM1-14OutputSFP+ transmit data differential pair

-
Transmit Data - (pin 19)MGT_TX2_NJM2-16Output-
Receive Data + (pin 13)MGT_RX2_PJM1-7InputSFP+ receive data differential pair

-
Receive Data - (pin 12)MGT_RX2_NJM1-9Input-
Receive Fault (pin 2)SFP0_TX_FAULTJM2-42InputFault / Normal OperationHigh active logic
Receive disable (pin 3)SFP0_TX_DISJM2-44OutputSFP Enabled / DisabledLow active logic
MOD-DEF2 (pin 4)SFP0_SDAJM2-46BiDir2-wire Serial Interface data3.3V pull-up on-board
MOD-DEF1 (pin 5)SFP0_SCLJM2-48Output2-wire Serial Interface clock3.3V pull-up on-board
MOD-DEF0 (pin 6)SFP0_M-DEF0JM2-40InputModule present / not presentLow active logic
RS0 (pin 7)SFP0_RS0JM2-38OutputFull RX bandwidthLow active logic
LOS (pin 8)SFP0_LOSJM2-34InputLoss of receiver signalHigh active logic
RS1 (pin 9)SFP0_RS1JM2-32OutputReduced RX bandwidthLow active logic

Table 3: SFP+ connector pin-assignment.

...

Each conductor of the RX and TX differential pair is routed to one coaxial connector:

Connector DesignatorConnected toB2B Connector
J5MGT_TX3_PJM1-8
J6MGT_TX3_NJM1-10
J7MGT_RX3_PJM1-1
J8MGT_RX3_NJM1-3

Table 4: Pin-assignment of the coaxial connectors.

...

JTAG access to the mounted SoM is provided through B2B connector JB2 and is also routed to the XMOD header JX1 and pin header J3. With the TE0790 XMOD USB2.0 to JTAG adapter, the device of the mounted SoM can be programed via USB2.0 interface.

JTAG Signal

B2B Connector Pin

XMOD Header JX1Pin Header J3Note
TCKJM1-90JX1-4J3-4-
TDIJM1-86JX1-10J3-10-
TDOJM1-88JX1-8J3-8-
TMSJM1-92JX1-12J3-12-

Table 5: JTAG interface signals.

...

Following table describes the signals and interfaces of the XMOD header JX1:

Pin Schematic NameXMOD Header JX1 PinB2BNote
TCKC (pin 4)JM1-90-
TDOD (pin 8)JM1-88-
TDIF (pin 10)JM1-86-
TMSH (pin 12)JM1-92-
B14_L25A (pin 3)JM2-97UART-TX (transmit line)
B14_L0B (pin 7)JM2-99UART-RX (receive line)
BOOTMODEE (pin 9)JM2-100-
PROG_BG (pin 11)JM1-94-

Table 6: XMOD header JX1 signals and connections.

When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VCC and VCCIO will be sourced by the Carrier Board's and module's 3.3V supply voltage. Set the XMOD DIP-switch with the setting:

XMOD DIP-switchesPosition
Switch 1ON
Switch 2OFF
Switch 3OFF
Switch 4

OFF

Table 7: XMOD adapter board DIP-switch positions for voltage configuration.


The I/O-voltage of the XMOD adapter board with the schematic name 'V_CFG' and pin-name 'VIO' (pin 6) on XMOD header JX1 can be selected via Jumper J27:

V_CFG Value

Jumper J27 SettingNote
1.8Vpins 1-2 connectedModule's output voltage.
V_CFG0pins 3-4 connectedInternal module VCCIO: 3.3V or 1.8V (Settable by 0-Ohm-Resistor on TE0714 module).
3.3V_OUTpins 5-6 connectedModule's output voltage.

Table 8: Setting of reference I/O-voltage XMOD header.

...

As alternative to the XMOD header JX1, on the Carrier Board pin header J3 is present, which has a XMOD header-compatible pin-assignment, but also 4 additional pins as differential pairs to supply the mounted SoM with an external MGT reference clock signal and as differential analog signal input:

Pin Schematic NameHeader J3 PinB2BNote
TCK4JM1-90-
TDO8JM1-88-
TDI10JM1-86-
TMS12JM1-92-
B14_L253JM2-97UART-TX (transmit line)
B14_L07JM2-99UART-RX (receive line)
BOOTMODE9JM2-100-
PROG_B11JM1-94-
XADC_P13JM1-25Analog input differential pair
XADC_N14JM1-27
CLK0_N15JM1-4AC decoupled on-board (100 nF capacitor)
CLK0_P16JM1-2

Table 9: JTAG/UART header J3 signals and connections.

...

UART interface is available on B2B connector JM2. With the TE0790 XMOD USB2.0 adapter, the UART signals can be converted to USB2.0 interface signals:

UART Signal Schematic NameB2BXMOD Header JX1Pin Header J3Note
B14_L0JM2-99JX1-7J3-7UART-RX (receive line)
B14_L25JM2-97JX1-3J3-3UART-TX (transmit line)

Table 10: UART interface signals.

...

The QSPI interface (if available) of the mounted SoM is routed to the pin header J17. The reference I/O-voltage of the module have to be noticed when using this interface.

SD IO Signal Schematic NameB2BPin Header J17Note
SPI-DQOJM2-68J17-24QSPI data
SPI-DQ1JM2-71J17-27QSPI data
SPI-DQ2JM2-73J17-28QSPI data
SPI-DQ3JM2-70J17-23QSPI data
SPI-CLKJM2-67J17-26QSPI clock
SPI_CSJM2-69J17-25QSPI chip select

Table 11: QSPI interface signals.

...

The on-board LEDs are available to the user and can be used to indicate system status and activities:

LED DesignatorColorPin Schematic NameB2B ConnectorIndicating
D1greenGLEDJM2-26Available to user.
D2redRLEDJM2-24Available to user.
D3redDONEJM1-96FPGA module programmed properly.

Figure 12: On-board LEDs

VCCIO Selection Jumper

On the TEBB0714 Carrier Board the PL-bank I/O voltage (schematic name 'VCCIO34') can be selected by the jumper J26.

VCCIO34 Value

Jumper J26 SettingNote
1.8Vpins 1-2 connectedModule's output voltage.
2.5Vpins 3-4 connectedVoltage generated by on-board LDO U1.
3.3V_OUTpins 5-6 connectedModule's output voltage.

Table 13: Base-board PL-bank I/O voltage setting.

...

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.

Power InputTypical Current
3.3VTBD*

Table 14: Typical power consumption.

...

The external power-supply can be connected to the board by the following pins:

Connector3.3V pinGND pin
JX1

JX1-5, JX1-6,

JX1-1, JX1-2
J3J3-5, J3-6J3-1, J3-2
J4J4-5J4-1, J4-2
J20J20-5, J20-46J20-1 , J20-2 , J20-49 , J20-50
J17J17-5, J17-46J17-1 , J17-2 , J17-49 , J17-50

Table 15: Connector pins capable for external 3.3V power supply

...

The voltage direction of the power rails is from board and on-board connectors' view:

Module Connector (B2B) DesignatorVCC / VCCIODirectionPinsNotes
JM1

3.3V

Out

97, 99

3.3V module supply voltage
3.3V_OUTIn833.3V module output voltage
VCCIO34Out61PL IO-bank VCCIO
JM2

1.8V

In

18

1.8V module output voltage
3.3V_OUTOut543.3V module output voltage
V_CFG0In53Internal module VCCIO: 3.3V or 1.8V

Table 16: Power pin description of B2B module connector.


On-board Pin Header DesignatorVCC / VCCIODirectionPinsNotes
J17

3.3V

In / Out

5, 46

3.3V external supply voltage
V_CFGOut6, 45VCCIO, depends on jumper 27 settings
J20

3.3V

In / Out

5, 46

3.3V external supply voltage
VCCIO34In / Out6, 45PL IO-bank VCCIO, depends on Jumper settings

Table 17: Power Pin description of on-board connector.


Jumper / Header DesignatorVCC / VCCIODirectionPinsNotes
J26VCCIO34In1, 3, 5-
1.8VOut2-
2.5VOut4-
3.3V_OUTOut6-
J27V_CFGIn1, 3, 5-
1.8VOut2-
V_CFG0Out4-
3.3V_OUTOut6-

Table 18: Power Pin description of VCCIO selection jumper pin header.


JTAG/UART Header DesignatorVCC / VCCIODirectionPinsNotes
JX1 (XMOD)3.3VOut5Connected to 3.3V external supply voltage
VIOOut6Connected to 'V_CFG', depends on jumper 27 settings
J33.3VOut5Connected to 3.3V external supply voltage
V_CFGOut6VCCIO, depends on jumper 27 settings

Table 19: Power pin description of XMOD/JTAG Connector.

Board to Board Connectors

Include Page
PD:4 x 5 SoMs - SoM LSHM B2B Connectors
PD:4 x 5 SoMs - SoM LSHM B2B Connectors

Technical Specifications

Absolute Maximum Ratings

ParameterMinMaxUnitsNotes

Vin supply voltage

3.135

3.465

V

3.3V supply-voltage ± 5%

Storage Temperature

-4085

°C

WL-SMCW SMD chip LED data sheet

Table 20: Board absolute maximum ratings.

Recommended Operating Conditions

 ParameterMinMaxUnitsNotes
Vin supply voltage3.1353.465V-
Operating temperature-40+85°CMolex 74441-0001 Product Specification

Table 21: Module recommended operating conditions.

...

Hardware Revision History

DateRevision

Notes

PCNDocumentation Link
-

01

  • First Production Release
-TEBB0714-01

Table 22: Module hardware revision history.

...

HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->


Date

Revision

Contributors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd



Ali Naseri, Jan Kumann
  • First TRM release

Table 23: Document change history.

...