Page History
...
Following table gives a summary of the available I/O's, interfaces and differential pairs of the B2B connectors JB1, JB2 and JB3:
B2B Connector | Interfaces | Count of I/O's | Notes |
---|---|---|---|
JM1 | User I/O | 54 single ended or 27 differential | - |
MGT lanes | 4 differential pairs, 2 lanes | - | |
MGT reference clock input | 1 | - | |
JTAG | 4 | - | |
SoM control signals | 2 | 'PROG_B', 'DONE' | |
ADC interface | 1 differential pair | - | |
JM2 | User I/O | 36 single ended or 18 differential | - |
SFP+ Interface control signals | 8 | - | |
QSPI interface | 6 | - | |
UART interface | 2 | - | |
User LEDs | 2 | Red, Green | |
SoM control signals | 1 | 'BOOTMODE' |
Table 1: General overview of PL I/O signals and SoM's interfaces connected to the B2B connectors.
...
Following table gives a summary of the pin-assignment, available interfaces and functional I/O's of the pin headers:
On-board Pin Header | Control Signals and Interfaces | Count of I/O's | Notes |
---|---|---|---|
J17 | User I/O | 36 single ended or 18 differential | - |
QSPI interface | 6 | - | |
J20 | User I/O | 42 single ended or 21 differential | - |
J3 | JTAG | 4 | - |
UART | 2 | - | |
SoM control signals | 2 | 'BOOTMODE', 'PROG_B' | |
ADC | 1 differential pair | - | |
MGT reference clock input | 1 differential pair | AC decoupled on-board (100 nF capacitor) | |
J4 | User I/O | 6 single ended or 3 differential | 3.3V, 3.3V_OUT voltage level available on header |
Table 2: General overview of PL I/O signals, SoM's interfaces and control signals connected to the on-board connectors.
...
Following table describes the pin-assignment of the SFP+ connector in detail:
SFP+ pin | Pin Schematic Name | B2B | FPGA Direction | Description | Note |
---|---|---|---|---|---|
Transmit Data + (pin 18) | MGT_TX2_P | JM1-14 | Output | SFP+ transmit data differential pair | - |
Transmit Data - (pin 19) | MGT_TX2_N | JM2-16 | Output | - | |
Receive Data + (pin 13) | MGT_RX2_P | JM1-7 | Input | SFP+ receive data differential pair | - |
Receive Data - (pin 12) | MGT_RX2_N | JM1-9 | Input | - | |
Receive Fault (pin 2) | SFP0_TX_FAULT | JM2-42 | Input | Fault / Normal Operation | High active logic |
Receive disable (pin 3) | SFP0_TX_DIS | JM2-44 | Output | SFP Enabled / Disabled | Low active logic |
MOD-DEF2 (pin 4) | SFP0_SDA | JM2-46 | BiDir | 2-wire Serial Interface data | 3.3V pull-up on-board |
MOD-DEF1 (pin 5) | SFP0_SCL | JM2-48 | Output | 2-wire Serial Interface clock | 3.3V pull-up on-board |
MOD-DEF0 (pin 6) | SFP0_M-DEF0 | JM2-40 | Input | Module present / not present | Low active logic |
RS0 (pin 7) | SFP0_RS0 | JM2-38 | Output | Full RX bandwidth | Low active logic |
LOS (pin 8) | SFP0_LOS | JM2-34 | Input | Loss of receiver signal | High active logic |
RS1 (pin 9) | SFP0_RS1 | JM2-32 | Output | Reduced RX bandwidth | Low active logic |
Table 3: SFP+ connector pin-assignment.
...
Each conductor of the RX and TX differential pair is routed to one coaxial connector:
Connector Designator | Connected to | B2B Connector |
---|---|---|
J5 | MGT_TX3_P | JM1-8 |
J6 | MGT_TX3_N | JM1-10 |
J7 | MGT_RX3_P | JM1-1 |
J8 | MGT_RX3_N | JM1-3 |
Table 4: Pin-assignment of the coaxial connectors.
...
JTAG access to the mounted SoM is provided through B2B connector JB2 and is also routed to the XMOD header JX1 and pin header J3. With the TE0790 XMOD USB2.0 to JTAG adapter, the device of the mounted SoM can be programed via USB2.0 interface.
JTAG Signal | B2B Connector Pin | XMOD Header JX1 | Pin Header J3 | Note |
---|---|---|---|---|
TCK | JM1-90 | JX1-4 | J3-4 | - |
TDI | JM1-86 | JX1-10 | J3-10 | - |
TDO | JM1-88 | JX1-8 | J3-8 | - |
TMS | JM1-92 | JX1-12 | J3-12 | - |
Table 5: JTAG interface signals.
...
Following table describes the signals and interfaces of the XMOD header JX1:
Pin Schematic Name | XMOD Header JX1 Pin | B2B | Note |
---|---|---|---|
TCK | C (pin 4) | JM1-90 | - |
TDO | D (pin 8) | JM1-88 | - |
TDI | F (pin 10) | JM1-86 | - |
TMS | H (pin 12) | JM1-92 | - |
B14_L25 | A (pin 3) | JM2-97 | UART-TX (transmit line) |
B14_L0 | B (pin 7) | JM2-99 | UART-RX (receive line) |
BOOTMODE | E (pin 9) | JM2-100 | - |
PROG_B | G (pin 11) | JM1-94 | - |
Table 6: XMOD header JX1 signals and connections.
When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VCC and VCCIO will be sourced by the Carrier Board's and module's 3.3V supply voltage. Set the XMOD DIP-switch with the setting:
XMOD DIP-switches | Position |
---|---|
Switch 1 | ON |
Switch 2 | OFF |
Switch 3 | OFF |
Switch 4 | OFF |
Table 7: XMOD adapter board DIP-switch positions for voltage configuration.
The I/O-voltage of the XMOD adapter board with the schematic name 'V_CFG' and pin-name 'VIO' (pin 6) on XMOD header JX1 can be selected via Jumper J27:
V_CFG Value | Jumper J27 Setting | Note |
---|---|---|
1.8V | pins 1-2 connected | Module's output voltage. |
V_CFG0 | pins 3-4 connected | Internal module VCCIO: 3.3V or 1.8V (Settable by 0-Ohm-Resistor on TE0714 module). |
3.3V_OUT | pins 5-6 connected | Module's output voltage. |
Table 8: Setting of reference I/O-voltage XMOD header.
...
As alternative to the XMOD header JX1, on the Carrier Board pin header J3 is present, which has a XMOD header-compatible pin-assignment, but also 4 additional pins as differential pairs to supply the mounted SoM with an external MGT reference clock signal and as differential analog signal input:
Pin Schematic Name | Header J3 Pin | B2B | Note |
---|---|---|---|
TCK | 4 | JM1-90 | - |
TDO | 8 | JM1-88 | - |
TDI | 10 | JM1-86 | - |
TMS | 12 | JM1-92 | - |
B14_L25 | 3 | JM2-97 | UART-TX (transmit line) |
B14_L0 | 7 | JM2-99 | UART-RX (receive line) |
BOOTMODE | 9 | JM2-100 | - |
PROG_B | 11 | JM1-94 | - |
XADC_P | 13 | JM1-25 | Analog input differential pair |
XADC_N | 14 | JM1-27 | |
CLK0_N | 15 | JM1-4 | AC decoupled on-board (100 nF capacitor) |
CLK0_P | 16 | JM1-2 |
Table 9: JTAG/UART header J3 signals and connections.
...
UART interface is available on B2B connector JM2. With the TE0790 XMOD USB2.0 adapter, the UART signals can be converted to USB2.0 interface signals:
UART Signal Schematic Name | B2B | XMOD Header JX1 | Pin Header J3 | Note |
---|---|---|---|---|
B14_L0 | JM2-99 | JX1-7 | J3-7 | UART-RX (receive line) |
B14_L25 | JM2-97 | JX1-3 | J3-3 | UART-TX (transmit line) |
Table 10: UART interface signals.
...
The QSPI interface (if available) of the mounted SoM is routed to the pin header J17. The reference I/O-voltage of the module have to be noticed when using this interface.
SD IO Signal Schematic Name | B2B | Pin Header J17 | Note |
---|---|---|---|
SPI-DQO | JM2-68 | J17-24 | QSPI data |
SPI-DQ1 | JM2-71 | J17-27 | QSPI data |
SPI-DQ2 | JM2-73 | J17-28 | QSPI data |
SPI-DQ3 | JM2-70 | J17-23 | QSPI data |
SPI-CLK | JM2-67 | J17-26 | QSPI clock |
SPI_CS | JM2-69 | J17-25 | QSPI chip select |
Table 11: QSPI interface signals.
...
The on-board LEDs are available to the user and can be used to indicate system status and activities:
LED Designator | Color | Pin Schematic Name | B2B Connector | Indicating |
---|---|---|---|---|
D1 | green | GLED | JM2-26 | Available to user. |
D2 | red | RLED | JM2-24 | Available to user. |
D3 | red | DONE | JM1-96 | FPGA module programmed properly. |
Figure 12: On-board LEDs
VCCIO Selection Jumper
On the TEBB0714 Carrier Board the PL-bank I/O voltage (schematic name 'VCCIO34') can be selected by the jumper J26.
VCCIO34 Value | Jumper J26 Setting | Note |
---|---|---|
1.8V | pins 1-2 connected | Module's output voltage. |
2.5V | pins 3-4 connected | Voltage generated by on-board LDO U1. |
3.3V_OUT | pins 5-6 connected | Module's output voltage. |
Table 13: Base-board PL-bank I/O voltage setting.
...
Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.
Power Input | Typical Current |
---|---|
3.3V | TBD* |
Table 14: Typical power consumption.
...
The external power-supply can be connected to the board by the following pins:
Connector | 3.3V pin | GND pin |
---|---|---|
JX1 | JX1-5, JX1-6, | JX1-1, JX1-2 |
J3 | J3-5, J3-6 | J3-1, J3-2 |
J4 | J4-5 | J4-1, J4-2 |
J20 | J20-5, J20-46 | J20-1 , J20-2 , J20-49 , J20-50 |
J17 | J17-5, J17-46 | J17-1 , J17-2 , J17-49 , J17-50 |
Table 15: Connector pins capable for external 3.3V power supply
...
The voltage direction of the power rails is from board and on-board connectors' view:
Module Connector (B2B) Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
JM1 | 3.3V | Out | 97, 99 | 3.3V module supply voltage |
3.3V_OUT | In | 83 | 3.3V module output voltage | |
VCCIO34 | Out | 61 | PL IO-bank VCCIO | |
JM2 | 1.8V | In | 18 | 1.8V module output voltage |
3.3V_OUT | Out | 54 | 3.3V module output voltage | |
V_CFG0 | In | 53 | Internal module VCCIO: 3.3V or 1.8V |
Table 16: Power pin description of B2B module connector.
On-board Pin Header Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
J17 | 3.3V | In / Out | 5, 46 | 3.3V external supply voltage |
V_CFG | Out | 6, 45 | VCCIO, depends on jumper 27 settings | |
J20 | 3.3V | In / Out | 5, 46 | 3.3V external supply voltage |
VCCIO34 | In / Out | 6, 45 | PL IO-bank VCCIO, depends on Jumper settings |
Table 17: Power Pin description of on-board connector.
Jumper / Header Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
J26 | VCCIO34 | In | 1, 3, 5 | - |
1.8V | Out | 2 | - | |
2.5V | Out | 4 | - | |
3.3V_OUT | Out | 6 | - | |
J27 | V_CFG | In | 1, 3, 5 | - |
1.8V | Out | 2 | - | |
V_CFG0 | Out | 4 | - | |
3.3V_OUT | Out | 6 | - |
Table 18: Power Pin description of VCCIO selection jumper pin header.
JTAG/UART Header Designator | VCC / VCCIO | Direction | Pins | Notes |
---|---|---|---|---|
JX1 (XMOD) | 3.3V | Out | 5 | Connected to 3.3V external supply voltage |
VIO | Out | 6 | Connected to 'V_CFG', depends on jumper 27 settings | |
J3 | 3.3V | Out | 5 | Connected to 3.3V external supply voltage |
V_CFG | Out | 6 | VCCIO, depends on jumper 27 settings |
Table 19: Power pin description of XMOD/JTAG Connector.
Board to Board Connectors
Include Page | ||||
---|---|---|---|---|
|
Technical Specifications
Absolute Maximum Ratings
Parameter | Min | Max | Units | Notes |
---|---|---|---|---|
Vin supply voltage | 3.135 | 3.465 | V | 3.3V supply-voltage ± 5% |
Storage Temperature | -40 | 85 | °C | WL-SMCW SMD chip LED data sheet |
Table 20: Board absolute maximum ratings.
Recommended Operating Conditions
Parameter | Min | Max | Units | Notes |
---|---|---|---|---|
Vin supply voltage | 3.135 | 3.465 | V | - |
Operating temperature | -40 | +85 | °C | Molex 74441-0001 Product Specification |
Table 21: Module recommended operating conditions.
...
Hardware Revision History
Date | Revision | Notes | PCN | Documentation Link |
---|---|---|---|---|
- | 01 |
| - | TEBB0714-01 |
Table 22: Module hardware revision history.
...
HTML |
---|
<!-- Generate new entry: 1.add new row below first 2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number 3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> |
Date | Revision | Contributors | Description | ||||||||
---|---|---|---|---|---|---|---|---|---|---|---|
| Ali Naseri, Jan Kumann |
|
Table 23: Document change history.
...