Page History
...
The Trenz Electronic TEM0002-01 SmartBerry with Raspberry Pi form factor, is an industrial-grade module based on Microsemi SmartFusion2 SoC (System on a Chip). The Module has 128MB DDR3 SDRAM, a Gigabit Ethernet PHY, Micro USB, four PMODs and , a GPIO Pin header compatible to the Raspberry Pi pinout and a Micro USB to UART interface. SmartFusion2 combiens a 166 MHz Cortex-M3 core with 256 KByte Flash, 80 KByte SRAM and a 12 kLUT FPGA Core Logic.
...
draw.io Diagram | ||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
Figure 1: TEM0002-01 block diagram.
...
Storage device name | Content | Notes | |
---|---|---|---|
Microsemi SmartFusion2 SoC FPGA, U2 | Empty | Demo Design | -Not programmed. |
EEPROM, U6 | Programmed- | FTDI (FT2232H) configuration data. |
Table 1: Initial delivery state of programmable devices on the module.
Boot Process
The SmartBerry supports SD Card boot mode.
...
MODE Signal State
...
...
SD Card
Table 2: Selecting power-on boot device.
Signals, Interfaces and Pins
HTML |
---|
<!-- Connections and Interfaces or B2B Pin's which are accessible by User --> |
...
I/Os
I/O signals connected to the SoCs I/O bank and B2B connector:
...
HTML |
---|
<!-- TO-DO (future): If Vivado board part files are available for this module, the standard configuration of the MIO pins by using this board part files should be mentioned here. This standard configuration of those pins are also apparent of the on-board peripherals of base-boards related to the module. --> |
...
PMODs
HTML |
---|
<!-- MGT lanes should be listed separately, as they are more specific than just general I/Os. --> |
...
Lane | Bank | Type | Signal Name | B2B Pin | FPGA Pin |
---|---|---|---|---|---|
0 | 225 | GTH |
|
|
|
1 | 225 | GTH |
|
|
|
.. | .. | .. | .. | .. | .. |
4 | 224 | GTH |
|
|
|
5 | 224 | GTH |
|
|
|
.. | .. | .. | .. | .. | .. |
Table x: MGT lanes.
Below are listed MGT banks reference clock sources.
...
Table x: MGT reference clock sources.
JTAG Interface
JTAG access to the ... is provided through B2B connector ....
...
JTAG Signal
...
B2B Connector Pin
...
Table 5: JTAG interface signals.
System Controller CPLD I/O Pins
Special purpose pins are connected to smaller System Controller CPLD and have following default configuration:
...
Table x: System Controller CPLD I/O pins.
HTML |
---|
<!--
For the detailed function of the pins and signals, the internal signal assignment and implemented logic, look to the Wiki reference page SC CPLD of this module or into the bitstream file of the SC CPLD.
Add link to the Wiki reference page of the SC CPLD, if available.
--> |
Quad SPI Interface
Following line is just an example, change it to your needs.
Quad SPI Flash (U14) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500, pins MIO1 ... MIO6.
Note that table column says "Signal Name", it should match the name used on the schematic.
...
Table x: Quad SPI interface signals and connections.
SD Card Interface
Describe SD Card interface shortly here if the module has one...
...
Table x: SD Card interface signals and connections.
Ethernet Interface
On board Gigabit Ethernet PHY is provided with ...
Ethernet PHY connection
...
Table x: ...
USB Interface
USB PHY is provided with ...
...
Table x: ...
The schematic for the USB connector and required components is different depending on the USB usage. USB standard A or B connectors can be used for Host or Device modes. A Mini USB connector can be used for USB Device mode. A USB Micro connector can be used for Device mode, OTG Mode or Host Mode.
I2C Interface
On-board I2C devices are connected to MIO.. and MIO.. which are configured as I2C... by default. I2C addresses for on-board devices are listed in the table below:
...
Table x: I2C slave device addresses.
On-board Peripherals
HTML |
---|
<!--
Components on the Module, like Flash, PLL, PHY...
--> |
System Controller CPLD
The System Controller CPLD (U2) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 Product Family). The SC-CPLD is the central system management unit where essential control signals are logically linked by the implemented logic in CPLD firmware, which generates output signals to control the system, the on-board peripherals and the interfaces. Interfaces like JTAG and I2C between the on-board peripherals and to the FPGA module are by-passed, forwarded and controlled by the System Controller CPLD.
Other tasks of the System Controller CPLD are the monitoring of the power-on sequence and to display the programming state of the FPGA module.
For detailed information, refer to the reference page of the SC CPLD firmware of this module.
HTML |
---|
<!--
Put in link to the Wiki reference page of the firmware of the SC CPLD.
--> |
DDR Memory
By default TE0xxx module has ... DDRx SDRAM chips arranged into 32-bit wide memory bus providing total of 1 GBytes of on-board RAM. Different memory sizes are available optionally.
Quad SPI Flash Memory
On-board QSPI flash memory (U14) on the TE0745-02 is provided by Micron Serial NOR Flash Memory N25Q256A with 256 Mbit (32 MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.
Note |
---|
SPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash during power-on. By default this bit is set to high at the manufacturing plant. |
Gigabit Ethernet PHY
On-board Gigabit Ethernet PHY (U7) is provided with Marvell Alaska 88E1512 IC (U8). The Ethernet PHY RGMII interface is connected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signaling. The reference clock input of the PHY is supplied from an on-board 25.000000 MHz oscillator (U9), the 125MHz output clock signal CLK_125MHZ is connected to the pin J2-150 of B2B connector J2.
High-speed USB ULPI PHY
Hi-speed USB ULPI PHY (U32) is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS USB0 via MIO28..39, bank 501 (see also section). The I/O voltage is fixed at 1.8V and PHY reference clock input is supplied from the on-board 52.000000 MHz oscillator (U33).
MAC Address EEPROM
A Microchip 24AA025E48 serial EEPROM (U23) contains a globally unique 48-bit node address, which is compatible with EUI-48(TM) specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks stores the 48-bit node address and is write protected, the other block is available for application use. It is accessible over I2C bus with slave device address 0x53.
Oscillators
The module has following reference clock signals provided by on-board oscillators and external source from carrier board:
...
25.000 MHz
...
Table : Reference clock signals.
On-board LEDs
...
U2-H5 Bank 7, U2-F6 Bank 7, U2-H6 Bank 7
...
Table : On-board LEDs.
Power and Power-On Sequence
HTML |
---|
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
--> |
Power Consumption
The maximum power consumption of a module mainly depends on the design running on the FPGA.
Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.
...
Table : Typical power consumption.
* TBD - To Be Determined soon with reference design setup.
Power supply with minimum current capability of ...A for system startup is recommended.
For the lowest power consumption and highest efficiency of the on-board DC-DC regulators it is recommended to power the module from one single 3.3V supply. All input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.
The on-board voltages of the TE07xx SoC module will be powered-up in order of a determined sequence after the external voltages '...', '...' and '...' are available. All those power-rails can be powered up, with 3.3V power sources, also shared. <-- What?
...
Table x: MGT lanes.
JTAG Interface
JTAG access to the ... is provided through B2B connector ....
JTAG Signal | B2B Connector Pin |
---|---|
TCK | JMx-xx |
TDI | JMx-xx |
TDO | JMx-xx |
TMS | JMx-xx |
Table 5: JTAG interface signals.
SD Card Interface
FPGA / SoC Pin | Connected To | Signal Name | Notes |
---|---|---|---|
MIO0 | J10-9 | SD_CD | Card detect switch |
MIO10 | J10-7 | SD_D0 | |
MIO11 | J10-3 | SD_D1 | |
MIO12 | J10-5 | SD_D2 | |
MIO13 | J10-8 | SD_CMD | |
MIO14 | J10-1 | SD_CLK | |
MIO15 | J10-2 | CD/DAT3 |
Table x: SD Card interface signals and connections.
Ethernet Interface
On board Gigabit Ethernet PHY is provided with ...
Ethernet PHY connection
PHY Pin | PS | PL | B2B | Notes |
---|---|---|---|---|
Table x: ...
I2C Interface
On-board I2C devices are connected to MIO.. and MIO.. which are configured as I2C... by default. I2C addresses for on-board devices are listed in the table below:
I2C Device | I2C Address | Notes |
---|---|---|
Table x: I2C slave device addresses.
On-board Peripherals
HTML |
---|
<!--
Components on the Module, like Flash, PLL, PHY...
--> |
DDR Memory
TEM0002 has 1Gb industrial grade DDR3 SDRAM (U5) in a 16-bit wide memory bus providing total of 128 MBytes of on-board RAM.
The Datasheet notes 800 MHz clocking resulting in 1600 Mb/s data rate and timing specification of 11-11-11 (CL-TRCD-TRP).
Gigabit Ethernet PHY
On-board Gigabit Ethernet PHY (J2) is provided by Microsemi VSC8531 chip (U1). The Ethernet PHY RGMII interface is connected to Bank 6 of the Microsemi SOC. I/O voltage is fixed at 1.5V. The reference clock input of the PHY is supplied from an external 25.000000 MHz oscillator (U11).
Oscillators
The module has following reference clock signals provided by on-board oscillators:
Clock Source | Schematic Name | Frequency | Clock Destination |
---|---|---|---|
Crystal CX3225CA25000D0HSSCC | Y1 | 25.000 MHz | SmartFusion2 SoC U2 Main XTAL |
Crystal ECX-31B | Y2 | 32.768 KHz | SmartFusion2 SoC U2 AUX XTAL |
SiTime SiT8008AI oscillator | U11 | 25.000000 MHz | Gb Ethernet Copper PHY U1A |
SiTime SiT8008AI oscillator | U14 | 25.000000 MHz | SmartFusion2 SoC U2-Y12 Bank 4 |
Table : Reference clock signals.
In REV02, Y1 will be replaced by a 12MHz crystal.
On-board LEDs
LED | Color | Connected to | Description and Notes |
---|---|---|---|
D1 | Red | U2-G16 Bank 1 | |
D2 | Green | U2-G17 Bank 1 | |
D3 | RGB | U2-H5 Bank 7, U2-F6 Bank 7, U2-H6 Bank 7 | |
J2 | Green, Yellow | U2-Y10 Bank 4, U2-U12 Bank 4 | Ethernet: LED1A, LED1B |
J2 | Green, Yellow | U2-V14 Bank 4, U2-U14 Bank 4 | Ethernet: LED2A, LED2B |
Table : On-board LEDs.
Power and Power-On Sequence
HTML |
---|
<!--
If power sequencing and distribution is not so much, you can join both sub sections together
--> |
Power Consumption
The maximum power consumption of a module mainly depends on the design running on the FPGA.
Power Input | Typical Current |
---|---|
VIN | TBD* |
3.3VIN | TBD* |
Table : Typical power consumption.
* TBD - To Be Determined soon with reference design setup.
Power supply with minimum current capability of ...A for system startup is recommended.
For the lowest power consumption and highest efficiency of the on-board DC-DC regulators it is recommended to power the module from one single 3.3V supply. All input power supplies have a nominal value of 3.3V. Although the input power supplies can be powered up in any order, it is recommended to power them up simultaneously.
Power Distribution Dependencies
...