Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

System controller chip is Intel MAX10 10M08SAU169C8G Chip with board control firmware.

FTDIs

FT2232H

FT601Q-B-T

Quad-SPI Flash Memory

Board has two N25Q512A11G1240E connected in a dual parallel mode.

EEPROMs

I2C


Programmable Clock Generators

Scroll Title
anchorFigure_2
titleFigure 2: TEF1001-02 main components
Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision3
diagramNameClocks Diagram
simpleViewertrue
width
linksauto
tbstyletop
diagramWidth641

Scroll Only

Image Added


I2C

The onboard I2C bus The onboard I2C bus is connected to MIO 20...21 pins. Devices on the bus shown in the table below.

I2C addressChipDescription
0x69
0x50U63 24AA128T-I/ST128K Serial EEPROM0x53U64 24AA025E48T-I/OT2K Serial EEPROM with EUI-48™ or EUI-64™ Node Identity

USB PHY

Gigabit Ethernet PHY

Board has Marvell Alaska 88E1512 Ethernet PHY which use MDIO address 1.

8Bit DACs

Board has 4 8-bit parallel Texas Instruments THS5641 DACs with up to 100 MSPS Update Rate. 

DIP-Switches

S1

...

See Zynq UltraScale+ Device Technical Reference Manual page 236 for full boot modes description. Most common modes are

...

S2

...

Buttons

LEDs

...

U14 Si5345Clock generator and distributor

Oscillators

FTDIs

FT2232H

FT601Q-B-T

Quad-SPI Flash Memory

Board has two N25Q512A11G1240E connected in a dual parallel mode.

EEPROMs

I2C

The onboard I2C bus is connected to MIO 20...21 pins. Devices on the bus shown in the table below.

I2C addressChipDescription
0x50U63 24AA128T-I/ST128K Serial EEPROM
0x53U64 24AA025E48T-I/OT2K Serial EEPROM with EUI-48™ or EUI-64™ Node Identity

USB PHY

Gigabit Ethernet PHY

Board has Marvell Alaska 88E1512 Ethernet PHY which use MDIO address 1.


8Bit DACs

Board has 4 8-bit parallel Texas Instruments THS5641 DACs with up to 100 MSPS Update Rate. 


DIP-Switches

S1

SwitchDescription
1Boot Mode 0
2Boot Mode 1
3Boot Mode 2
4Boot Mode 3

See Zynq UltraScale+ Device Technical Reference Manual page 236 for full boot modes description. Most common modes are

Boot ModeSW1:4SW1:3SW1:2SW1:1
JTAG Boot ModeONONONON
Quad-SPIONONONOFF
SD CardONONOFFOFF

S2

SwitchDescription
1SC JTAGEN
2EEPROM WP (Write protect)
3FPGA PUDC
4SC Switch (Reserved for future use)


Buttons

LEDs

LEDSignalChipPinDescription
Front panel LED 1 (Red)LED_FP_1FPGA U1AF15PL User defined LED
Front panel LED 2 (Green)LED_FP_2FPGA U1AG15PL User defined LED
Front panel LED 3 (Green)LED_FP_3FPGA U1AE15PL User defined LED
Front panel LED 4 (Green)LED_FP_4SC U18M4Power Good

Programmable Clock Generators

...

anchorFigure_2
titleFigure 2: TEF1001-02 main components

...

Scroll Only

Image Removed

I2C

The onboard I2C bus is connected to MIO 20...21 pins. Devices on the bus shown in the table below.

...


Power and Power-On Sequence

...