Page History

...

Scroll Title

anchor	Figure_18
title	Figure 18: Quad-SPI Flash Memory

Scroll Ignore

draw.io Diagram

Scroll Only

Scroll Title

anchor	Table_x
title	Table x: SI5345 I2C address

Scroll Table Layout

IC	Memory Density	MIO	Signal Schematic Name	Flash Memory Pin
QSPI Flash U24, N25Q256A11E1240E	256 Mbit (32 MByte)	0	MIO0	B2
		1	MIO1	D2
		2	MIO2	C4
		3	MIO3	D4
		4	MIO4	D3
		5	MIO5	C2
QSPI Flash U25, N25Q256A11E1240	256 Mbit (32 MByte)	7	MIO7	C2
		8	MIO8	D3
		9	MIO9	D2
		10	MIO10	C4
		11	MIO11	D4
		12	MIO12	B2

...

Scroll Title

anchor	Figure_19
title	Figure 19: On-board configuration EEPROMs

Scroll Ignore

draw.io Diagram

Scroll Only

The EEPROMs U63 and U64 are programmable via the on-board I²C bus connected to MIO 20...21 pins. The I²C address is shown in the table below.

...

Scroll Title

anchor	Figure_20
title	Figure 20: TEC0850 cPCI USB2 interface

Scroll Ignore

draw.io Diagram

Scroll Only

Scroll Title

anchor	Table_x
title	Table x: EEPROMs I2C Addresses

Scroll Table Layout

PHY Pin	Connected to	Notes
ULPI	PS bank MIO52 ... MIO63	Zynq Ultrascale+ USB0 MIO pins are connected to the PHY
REFCLK	-	52MHz from on board oscillator U12
REFSEL[0..2]	-	All pins set to GND selects the external reference clock frequency (52.000000 MHz)
RESETB	Zynq MPSoC MIO16, pin AM16	Low active USB2 PHY Reset
DP, DM	cPCI connector J1	USB2 data lane
CPEN	-	External USB power switch active-high enable signal
VBUS	5V	Connected to USB VBUS via a series of resistors, see schematic
ID	3.3V	B-device

...

Include Page

	IN:Legal Notices
	IN:Legal Notices

...

Versions Compared