Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Initial Delivery State

Scroll Title
anchorTable_Initial_Delivery_State
titleTable 1: Initial delivery state of programmable devices on the module.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

SPI Flash OTP Area

Empty, not programmed

Except serial number programmed by flash vendor

SPI Flash Quad Enable bit

Programmed


SPI Flash main array

demo design


eFUSE USER

Not programmed


eFUSE Security

Not programmed



Control Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables,
Boot process is controlled by signals on the board to board (B2B) connector.
Scroll Title
anchorTable_Boot_Signals
titleTable 2: Boot signals.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths16%,14%,16%,54
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SignalDirection

Signal State

Description

BOOTMODE


input

high or open

Master SPI, x4 Mode

low or ground

Slave SelectMAP

PROG_Binputpulsed lowClear FPGA configuration (falling edge) and initiate a new configuration sequenz (next rising edge).
DONEoutputhighCompletion of configuration sequence.



Note

SPI FPGA pins D02 and D03 have no pull-ups on the module, so with PUDC=High option, those pins are floating if there are no pull-ups on baseboard. As those pins have SPI RESET function when Quad mode is not enabled, it is mandatory to either add pull-ups on user baseboard or program the Quad Enable bit in Flash nonvolatile status register.


...