| Intel Max 10 Bank | Signals | Connected to | Description | Notes |
|---|
| Bank 1A | AIN0...7 | B2B- J2 |
|
|
| Bank 1B | TCK, TDO, TMS, TDI, JTAGEN | B2B- J2 |
|
|
| Bank 2 | PHY1_LED1 PHY1_LED2 | Ethernet PHY, U23 (Ethernet )U23(Ethernet)PHY, U23 | Ethernet LED Ethernet LED | Tight to GND Tight to DVDDH |
| F_TCK, F_TDO, F_TDI, F_TMS | U23(Intel Cyclone 10 GX (U23) - Bank CSS | Intel Cyclone 10 JTAG signals |
|
| I2C_SDA, I2C_SCL | EEPROM, U64(EEPROM)J3 ( B2B), J3 U14 (Programmable Oscillator),U14 | I2C EEPROM signals |
|
| PLL_RST | U14 (Programmable Oscillator), U14 | Oscillator reset signal |
|
| Bank 3 | nSTATUS, nCONFIG, CONF_DONE | U23(Intel Cyclone 10 GX (U23) - Bank CSS | Intel Cyclone 10 Configuration signals |
|
| DCLK | U23(Intel Cyclone 10 GX (U23) - Bank CSS U1(SPI Flash), U1 | Intel Cyclone 10 Configuration clock from Flash memory |
|
| MSEL0...1 | U23(Intel Cyclone 10 GX (U23) - Bank CSS | Intel Cyclone 10 Configuration mode signals |
|
| DEV_CLRN, INIT_DONE | U23(Intel Cyclone 10 GX (U23)- Bank 2A |
|
|
| M10_IO0...4 | U23(Intel Cyclone 10 GX (U23) - Bank 2A |
|
|
Bank 5
| DIS_GROUP1...4 | N- Channel MOSFET, T1...4 (N- Channel MOSFET) | Fast Discharching |
|
| MAX_IO23...26 | B2B, J2 (B2B) | Intel MAX 10 GPIO |
|
PG_0.95V, EN_0.95V PG_1.8VIO, EN_1.8VIO | U7(Voltage Regulator), U7U7( Voltage Regulator), U7 | Power control signals |
|
Bank 6
| M10_CLK | U21(25MHz Oscillator), U2 | Intel MAX 10 Clock |
|
VADJ_VS0...2, VADJ_EN PG_1.35V, EN_1.35V PG_1.8V, EN_1.8V PG_VTT, EN_VTT PG_0V9, EN_0V9 | U11(Voltage Regulator), U11U8( Voltage Regulator), U8U5( Voltage Regulator), U5U9( Voltage Regulator), U9U4( Voltage Regulator), U4 | Power control signals |
|
| PHY1_33LED1...2 | B2B, J2 (B2B) | Ethernet LED |
|
LED_FP_1 LED_FP_2...4 | D1 D2...4 | User LEDs | Red LED Green LED |
| Bank 8 | M10_nSTATUS, M10_nCONFIG, M10_CONF_DONE | B2B, J2(B2B) | Intel MAX 10 configuration signals |
|
| MAX_IO1...22 | B2B, J2(B2B) | Intel MAX 10 GPIO |
|