Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • Carrier for 4x5 modules

  • LPC FMC

  • SFP+ Connectorconnector
  • PCIe x1
  • SATA connector
  • RJ45 Gigabit Ethernet connector
  • micro-usb to JTAG/UART bridge
  • 2x Firefly connectors
  • micro usb connector
  • micro SD card connector
  • 4 LEDS, 4x LED (2User, Power and Status LED)
  • Module reset button
  • 10x user dip, 9 xfor configuration, one user
  • MAX10 CPLD

Block Diagram

Scroll Title
anchorFigure_OV_BD
titleTE... block diagram


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision34
diagramNameBD_TEF1002-01
simpleViewerfalse
width
linksauto
tbstyletop
diagramWidth633


Scroll Only


...

  1. ANSI/VITA 57.1 compliant FMC LPC connector, J1
  2. Cooling fan 5VDC M1 (45X5MM, 0.7W, 1.06CFM), M1
  3. SFP+ connector, J12
  4. PCIe x1 connector, J3
  5. SATA connector, J31
  6. Trenz Electronic 4 x 5 modules B2B connectors, JB1 ... JB3
  7. RJ45 Gigabit Ethernet connector, J9
  8. 2x Firefly arrangement of connectors, J11, J13, J14, J18
  9. Micro-USB2 connector, J10
  10. FTDI FT2232H USB2 to JTAG,UART/FIFO Bridge, U4
  11. Micro-USB2 connector, J16
  12. MAX10 10M08SAU169C8G CPLD, U11
  13. 6-pin 12V power connector, J15
  14. 6x1 JTAG pin header (not fitted)
  15. 3x1 jumper pin header (select VCCIOA), J4
  16. 3x1 jumper pin header (select VCCA_SD), J7
  17. 2x1 pin header (VBAT), J6
  18. 2x5 1,27mm pitch pin header (PJTAG), J19
  19. Push button, S1
  20. 10x dip switch, S2, S3
  21. DCDC LMZ23605TZ @5.0V (5V0PER), U15
  22. DCDC LMZ23605TZ @5.0V (5V0), U9
  23. DCDC LMZ23605TZ @3.3V(3V3IN), U10
  24. 2x green LED (user), D1, D2
  25. green LED (Power), D3
  26. green LED (Status), D4
  27. SD-Card connector (top loader),
  28. DCDC EN5335QI (FMC_VADJ), U1
  29. DCDC EN6338QI @3.3V (3V3FMC), U14
  30. SDIO Level shifter TXS02612, U3

...

Scroll Title
anchorTable_OV_CS
titleTEF1002 Control Signals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Control signal

Switch / Button / LED / PinSignal Schematic Names

Connected to

Functionality

Notes
JTAG EnableDIP switch S2-4
FMC_VADJ voltage selectionDIP switches S2-1, S2-2, S2-3VID0 ... VID2
JTAGEN
SC CPLD U11
, pin E5

OFF: SC CPLD JTAG enabled,
ON: Module/FMC JTAG enabled

-TODO!!!!!
, pins K6, J5, K5sets adjustable voltage for FMC connectordependens on SC CPLD configuration
JTAG enableDIP switch S2-4
BOOT MODE
JTAGENSC CPLD
U14
U11, pin
27MODEB2B JB1, pin 31
E5

OFF: TEF1002 SC CPLD JTAG enabled,
ON: Module/FMC JTAG enabled

Boot Mode for attached module (Flash or SD)

-
Module
ResetSC CPLD U14, pin 13RESINB2B JB2, pin 17Module Reset-Global Reset inputPush Button S2S2SC CPLD U14, pin 2Manual reset from user-SD Card detectionSD Slot J8, pin 10SD_DETECTSC CPLD U14, pin 40Detection Signal for inserted SD CardBoot mode is set to SD Boot,
when SD Card is detected.
Board status indicatorsRed LEDs D1 ... D8ULED1 ... ULED8SC CPLD U14, pins
78, 77, 76, 16, 69, 68, 65, 64indicating various board and
module status / configurationRefer to the firmware documentation of the SC CPLD
U14 and to the subsection 'LEDs' in section 'On-board Peripherals'
for more details and current functionality.Board 3.3V power indicatorGreen LED D223V3INB2B JB1, pin 14, 16

ON: 3.3V on-board voltage available

-FMC_VADJ voltage selectionDIP switches S4-1, S4-2, S4-3VID0 ... VID2SC CPLD U14, pins 34, 35, 38sets adjustable voltage for FMC connector-I²C control / FMC_VADJ voltage selectionDIP switches S3-2, S3-1CM0, CM1SC CPLD U14, pins 99, 1enabling / disabling I²C control of board functionalities,
sets FMC_VADJ voltage (only 3 steps),
available to user if FMC_VADJ set by DIP-switch S4Refer to the firmware documentation of the SC CPLD
U14 and and to the subsection 'DIP switches' in section 'On-board
Peripherals' for current functionality and more details.

Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector typ (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier us only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

...

JTAG selectDIP switch S2-5

M_JTAGEN

B2B JB1, pin 90

When S2-4 ON and S2-6 OFF:

OFF: Module SC CPLD JTAG enabled,

ON: Module SOC JTAG enabled

-
FMC JTAG selectDIP switch S2-6FMC_JTAGSC CPLD U11,L3

When S2-4 ON:

OFF: TEF1002 SC CPLD JTAG enabled,

ON: FMC JTAG enabled

dependens on SC CPLD configuration, only avialiable when 4x5 module installed
Enable module powerDIP switch S2-7CM0SC CPLD U11, M3Module power. Set ON to enable module power. (Power management depends on module. )dependens on SC CPLD configuration, only avialiable when 4x5 module installed
No sequenzingDIP switch S2-8CM1SC CPLD U11, L2Module Power management. Set ON to disable module CPLD power management. Power management depends on module and not all modules support extended power management with CPLD.dependens on SC CPLD configuration, only avialiable when 4x5 module installed
Boot ModeDIP switch S3-1CM2SC CPLD U11, K2

Boot Mode for attached module (Default: OFF for primary SD boot and ON for primary QSPI boot. Depends also on module CPLD firmware).

dependens on SC CPLD configuration, only avialiable when 4x5 module installed
FMC VADJ enableDIP switch S3-2USR0SC CPLD U11, K1

ON: FMC VADJ enable also without installed FMC Card

OFF: FMC_FADJ only enabled when FMC installed.

dependens on SC CPLD configuration, only avialiable when 4x5 module installed
ResetPush button S1BUTTONSC CPLD U11, N6Module Reset, Low active module reset. Pin force Power one reset on FPGA/SoC.dependens on SC CPLD configuration
2x User LEDGreen LEDs D1, D2LED1, LED2SC CPLD U11, J5, K5Depends on User configuration, curenntly both off, if not otherwise programmed.dependens on SC CPLD configuration
Board power indicatorGreen LED D33V3INB2B JB1, pin 14, 16

ON: 3.3V on-board voltage available

-
Board status indicatorsGreen LED D4-SC CPLD U11, pin C2

ON: No failure. For other blinking status of this LED please refer to SC Firmware description.

dependens on SC CPLD configuration
Enable module powerSC CPLD U11, D11EN1B2B JB1, pin 27Module power.  (Power management depends on module. )-
No sequenzingSC CPLD U11, E13NOSEQB2B JB1, pin 8Power management depends on module and not all modules support extended power management with CPLD.-
Boot ModeSC CPLD U11, B11MODEB2B JB1, pin 31Boot Mode for attached module. LOW for primary SD boot and HIGH for primary QSPI boot. (Depends also on module CPLD firmware).-
Module ResetSC CPLD U11, E12RESINB2B JB2, pin 17Module Reset-


Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector typ (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier us only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Board to Board (B2B) I/Os

I/O signals connected to the B2B connector: 

Scroll Title
anchorTable_SIP_B2B
titleGeneral overview of PL I/O signals and SoM's interfaces connected to the B2B connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

B2B ConnectorInterfacesI/O Signal CountNotes
JB1User IO15 single ended or 7 differentialTEF1002 CPLD


16 single ended or 8 differentialFFA


16 single ended or 8 differentialFFB

MIO/PJTAG/User IO4Pinheader J19

CPLD IO2Module CPLD IO to Carrier CPLD

SD IO6-

UART2-

GbE PHY_MDIO + PHY_COM8 +1-

Module Control5NOSEQ,, EN1, PGOOD, MODE, M_JTAGEN

JB2

User IO12 single ended or 6 differentialLPC FMC

MGTs (RX+TX)4PCIe x1, SFP+, LPC FMC, SATA

MGTCLK

1 differential-

CLK1 differential-

USB2OTG-D_P, OTG-D_N

USB Control3OTG-ID
JB3User IO56 single ended or 28 differential

LPC FMC


CLK2 differentialM2C

JTAG4-


FMC LPC Connector

I/O signals and interfaces connected to the FPGA SoCs I/O bank and FMC connector J1:

Scroll Title
anchorTable_SIP_FMC
titleFMC connector interface

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

FMC Connector J2 Pins and InterfacesI/O Signal CountLVDS-pairs countConnected toVCCIO voltageNotes
I/O5628B2B JB2 connectorFMC_VADJpins usable as single ended I/O's or LVDS pairs
126B2B JB3 connectorFMC_VADJ
Multi Gigabit Transceiver-2B2B JB3 connector-RX, TX
Gigabit Transceiver Clock-1B2B JB3 connector-
I²C (SDA, SCL)2-SC CPLD U11, pin F9, J8-FMC I²C Geographical Address pins GA0 and GA1 set to GND.
JTAG4-SC CPLD U11, pin M7, N7, M8, F83.3V-
Clock Input-2B2B JB3 connector-2x reference clock inputs
Control Signals2-SC CPLD U11, pin M5, E9-

'PG_C2M',  'FMC_PRSNT'

Reference voltage (FMC_VREF)----Not Connected.


SFP+ Interface

Scroll Title
anchorTable_SIP_FMC
titleFMC connector interface

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Connector J12 Pins and InterfacesI/O Signal CountLVDS-pairs countConnected toVCCIO voltageNotes
Multi Gigabit Transceiver-2B2B JB3 connector-RX, TX
Control6
SC CPLD U113V3_PERTX_FAULT, TX_DIS, M-DEF0, RS0, RS1, LOS
I²C (SDA, SCL)2-SC CPLD U11, pin F9, J8-MUX via CPLD


Firefly like connectors

Scroll Title
anchorTable_SIP_FMC
titleFMC connector interface

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Connector J12 Pins and InterfacesI/O Signal CountLVDS-pairs countConnected toVCCIO voltageNotes
Multi Gigabit Transceiver-2B2B JB3 connector-RX, TX
Gigabit Transceiver Clock-1B2B JB3 connector-
I²C (SDA, SCL)2-SC CPLD U11, pin F9, J8-FMC I²C Geographical Address pins GA0 and GA1 set to GND.
JTAG4-SC CPLD U11, pin M7, N7, M8, F83.3V-
Clock Input-2B2B JB3 connector-2x reference clock inputs
Control Signals2-SC CPLD U11, pin M5, E9-

'PG_C2M',  'FMC_PRSNT'

Reference voltage (FMC_VREF)----Not Connected.



microUSB JTAG/UART/FIFO Interface

The microUSB connector provides JTAG access through the carriers USB to JTAG/UART/FIFO bridge. JTAG is routed for MUX and CPLD JTAG access to the CPLD. UART signals are connected to the module B2B connectors. For further description of the JTAG MUX see Dip switches or SC CPLD Firmware.  For non-standard functionalitiers compare on-board Peripherals and datasheet of FTDI FT2232H.

microUSB

RJ45 - Ethernet





On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Ethernet PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs

Subsections...

Power and Power-On Sequence

...