Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll pdf ignore

Table of Contents

Table of Contents

Overview

The Trenz Electronic TEP0003 is is a Pmod compatible motor driver board and good for developing BLCD or CD motor driving softwareBEMF (Back Electromagnetic Field) based drive. It can be used in many low cost drives where no low speed operation is needed.

Refer to http://trenz.org/tep0003-info for the current online version of this manual and other available documentation.

Page properties
hiddentrue
idComments

Notes :

Key Features

Page properties
hiddentrue
idComments

Note:
 'description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

Key Features'  must be split into 6 main groups for modues:

  • SoC/FPGA
    • Package:
    • Speed:
    • Temperature:
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension


Key Features'  must be split into 6 main groups for carrier:

  • Modules
    • TE0808, TE807, TE0803,...
  • RAM/Storage
    • E.g. SDRAM, SPI
  • On Board
    • E.g. CPLD, PLL
  • Interface
    • E.g. ETH, USB, B2B, Display port
  • Power
    • E.g. Input supply voltage
  • Dimension


  • Modules/ SoC FPGA
    • Compatible with Digilent's Pmod interfaces

  • RAM/Storage
  • On Board
    • 30A 0-24V BLDC motor driver board

    • Supply current and voltage monitoring

    • Synchronous DC/DC Converter
    • CSD97394 power stage
  • Interface
    • Low power push-pull output comparator for monitoring driver channels
    • 2x A2D Converters
    • 3x Current Sensors
    • 6x Power Stages
  • Interface
    • 2x Pmod Pin Headers (2x6 Pol)
  • Power 
    •  3.3V supply voltage from Pmods
    Power 
    • Low 3,3V power draw from Pmod
  • Dimension
    • 40 mm x 40 mm

Block Diagram

Page properties
hiddentrue
idComments

add drawIO object here.

Note

For more information regarding how to draw a diagram, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_BD
titleTExxxx TEP0003 block diagram


Scroll Ignore
draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision13
diagramNameTEP0003_OV_BD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641revision1


Scroll Only


Main Components

Page properties
hiddentrue
idComments

Notes :

  • Picture of the PCB (top and bottom side) with labels of important components
  • Add List below


Note

For more information regarding how to add board photoes, Please refer to "Diagram Drawing Guidline" .


...

Scroll Title
anchorFigure_OV_MC
titleTExxxx TEP0003 main components


Scroll Ignore
draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision8
diagramNameTEP0006_OV_MC
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641revision2


Scroll Only

|


  1. Pmod Pin Header, J1
  2. Pmod Pin Header, J2
  3. Synchronous DC/DC Converter, U7
  4. Power Stages, U1...U6
  5. Current Sensors, U18, U21, U46
  6. ADC, U22, U47
  7. Terminal Block, J3
  8. Terminal Block, J4
  9.  Low-Power Push-Pull Output Comparator, U9

Initial Delivery Stat

Page properties
hiddentrue
idComments

Notes :

Only components like EEPROM, QSPI flash can be initialized by default at manufacture.

If there is no components which might have initial data ( possible on carrier) you must keep the table empty

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

--


--

--


Configuration Signals

Page properties
hiddentrue
idComments
  • Overview of Boot Mode, Reset, Enables.

Signals, Interfaces and Pins

Page properties
hiddentrue
idComments

Notes :

  • For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
    • SD
    • USB
    • ETH
    • FMC
    • ...
  • For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
    • JTAG
    • UART
    • I2C
    • MGT
    • ...

Pmod Connectors

TEP0003 is equipped with two Pmod Connectors. 

Scroll Title
anchorTable_SIP_B2B
titleGeneral PL I/O to B2B connectors information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PinSchematicNotes
Pmod, J1Pmod, J2
Notes

MIO Pins

1PWM_CH0ADC_CH
2PWM_CH1ADC_SCK
3PWM_CH2ADC_CS
4-SENSOR_FAUL
5GNDGND
63.3V3.3V
7COMP_CH0ADC0_DO
8COMP_CH1ADC1_DO
9COMP_CH2-
10--
11GNDGND
123.3V3.3V


Terminal blocks

The TEP0002 is equipped with two Terminal Blocks J3 and J4.

you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.

Example:

B2B
Scroll Title
anchorTable_SIP_TerBlk
titleTerminal Blocks information
Page properties
hiddentrue
idComments
MIO PinConnected toB2BNotes
MIO12...14

SPI_CS , SPI_DQ0... SPI_DQ3

SPI_SCK

J2QSPI
Scroll Title
anchorTable_OBP_MIOs
titleMIOs pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Designator
MIO
Pin
Connected to
SchematicNotes

...

J31DRV_CH2ARK500-3
2DRV_CH1ARK500-3
3DRV_CH0ARK500-3
J41DC_INARK500-2
2GNDARK500-2


On-board Peripherals

Page properties
hiddentrue
idComments

Notes :

  • add subsection for every component which is important for design, for example:
    • Two 100 Mbit Ethernet Transciever PHY
    • USB PHY
    • Programmable Clock Generator
    • Oscillators
    • eMMCs
    • RTC
    • FTDI
    • ...
    • DIP-Switches
    • Buttons
    • LEDs

...

Scroll Title
anchorTable_OBP
titleOn board peripherals

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Chip/InterfaceDesignatorNotes

Power and Power-On Sequence

...

hiddentrue
idComments

In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:

  • Power on-sequence
  • Power distribution
  • Voltage monitoring circuit
Note

For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .

ADCU22, U47


Analog to Digital Converters

The TEP0003 has two ADCs, U22 and U47. 

Scroll Title
anchorTable_OBP_ADC
titleAnalog Digital Converter

Scroll Table Layout

Power Supply

Power supply with minimum current capability of xx A for system startup is recommended.

Power Consumption

Scroll Title
anchorTable_PWR_PC
titlePower Consumption

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Input PinTypical Current
VINTBD*

* TBD - To Be Determined

Power Distribution Dependencies

...

anchorFigure_PWR_PD
titlePower Distribution
Scroll Ignore

Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

PinsConnected to
ADC, U22ADC, U47Notes
AVDD5V5V
REF5V5V
AIN0+U18 (VIOUT)DC_IN
AIN0-GNDGND
AIN1+U21 (VIOUT)U46 (VIOUT)
AIN1-GNDGND
REFGNDGNDGND
DVDD3.3V3.3V
SCLKADC_SCKADC_SCKAccess via Pmod, J2
SDOADC1_DOADC0_DOAccess via Pmod, J2
CSADC_CSADC_CSAccess via Pmod, J2
CH_SELADC_CHADC_CHAccess via Pmod, J2
PDENGNDGND



Power and Power-On Sequence

Page properties
hiddentrue
idComments

In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:

  • Power on-sequence
  • Power distribution
  • Voltage monitoring circuit


Note

For more information regarding how to draw diagram, Please refer to "Diagram Drawing Guidline" .


Power Supply

TEP0003 will be power supplied through 3.3V from Pmods, J1 and J2.

Power Consumption

Power-On Sequence

...

anchorFigure_PWR_PS
titlePower Sequency
Scroll Ignore

Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Voltage Monitor Circuit

...

anchorFigure_PWR_VMC
titleVoltage Monitor Circuit
Scroll Ignore

Create DrawIO object here: Attention if you copy from other page, objects are only linked.

Scroll Only

image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Power Rails

...

anchorTable_PWR_PR
titleModule power rails.

...

B2B Connector

JM1 Pin

...

B2B Connector

JM2 Pin

...

B2B Connector

JM3 Pin

...

Scroll Title
anchorTable_PWR_BVPC
titleZynq SoC bank voltages.Power Consumption

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank          

Schematic Name

Voltage

Notes

...

hiddentrue
idComments

...

use "include page" macro and link to the general B2B connector page of the module series,

...

? x ? modules use two or three Samtec Micro Tiger Eye Connector on the bottom side.

3 x REF-??????? (compatible to ????????), (?? pins, ?? per row)

Power Input PinTypical Current
3.3VTBD*


* TBD - To Be Determined

Power Distribution Dependencies

Scroll Title
anchorFigure_PWR_PD
titlePower Distribution


Scroll Ignore
draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1
diagramNameTEP0003_PWR_PD
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641



Scroll Only

Image Added


Power-On Sequence

There is no specific power on sequence, after power on all electrical components will be enabled. 

Power Rails

Scroll Title
anchorTable_PWR_PR
titleModule power rails.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Power Rail Name

Pmod J1 Pin

Pmod J2 Pin

Notes
3.3V6,126,12

...



Technical Specifications

Absolute Maximum Ratings

V
Scroll Title
anchorTable_TS_AMR
titlePS absolute maximum ratings

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

SymbolsDescriptionMinMaxUnit
3.3VSupply Voltage-0.36.5
V
V
V
T_STGStorage Temperature-40105°C
VVVV


Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Scroll Title
anchorTable_TS_ROC
titleRecommended operating conditions.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

ParameterMinMaxUnitsReference Document
VSee ???? datasheets.VSee Xilinx ???? datasheet.VSee Xilinx ???? datasheet.VSee Xilinx ???? datasheet.VSee Xilinx ???? datasheet.VSee Xilinx ???? datasheet.VSee Xilinx ???? datasheet.°CSee Xilinx ???? datasheet.
3.3V3.04.2VSupplied from Pmod
T_OPR-30+105°CSee ARK500-3 and ARK500-2 Datasheet
°CSee Xilinx ???? datasheet.