Versions Compared
Key
- This line was added.
- This line was removed.
- Formatting was changed.
Custom_table_size_100 |
---|
Page properties | ||||
---|---|---|---|---|
| ||||
Template Revision 2.15 Template Change history:
|
...
HTML |
---|
<!-- tables have all same width (web max 1200px and pdf full page(640px), flexible width or fix width on menu for single column can be used as before) -->
<style>
.wrapped{
width: 100% !important;
max-width: 1200px !important;
}
</style> |
...
hidden | true |
---|---|
id | Comments |
Important General Note:
...
Page properties | ||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||
Important General Note:
|
Page properties | ||||
---|---|---|---|---|
| ||||
----------------------------------------------------------------------- |
Page properties | ||||
---|---|---|---|---|
| ||||
Note for Download Link of the Scroll ignore macro:
|
Scroll Ignore |
---|
Scroll pdf ignore | |
---|---|
Table of Contents
|
Refer to http://trenz.org/te0835-info for the current online version of this manual and other available documentation.
...
Overview
The Trenz Electronic TE0835 is an extended-grade module based on Xilinx Zynq UltraScale+ RFSoC.
...
The module is equipped with 4x 8Gb DDR4 SDRAM Memory, 2x 512Mb SPI Flash Memory, USB2.0, Ethernet Transceiver and 2x Samtec Razor Beam Borard to Board (B2B) Connectors. The system controller CPLD is provided by Lattice MachXO2.
The Zynq UltraScale+ RFSoC family integrates key subsystems for multiband, multi-mode cellular radios and cable infrastructure (DOCSIS) into an SoC platform that contains a feature-rich 64-bitquad-core Arm Cortex-A53 and dual-core Arm Cortex-R5 based processing system.
Refer to http://trenz.org/te0835-info for the current online version of this manual and other available documentation.
Page properties | |||
---|---|---|---|
|
| |
Notes :
|
Key Features
Page properties | ||||
---|---|---|---|---|
| ||||
Note: Key Features' must be split into 6 main groups for modules and mainboards:
Key Features' must be split into 6 main groups for carrier:
|
Excerpt |
---|
|
...
|
...
|
...
|
Block Diagram
...
|
Block Diagram
Page properties | ||||
---|---|---|---|---|
| ||||
add drawIO object here.
|
Scroll Title | |||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||
|
...
|
...
|
Main Components
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Scroll Title | |||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||
|
...
|
- Xilinx UltraScale+
...
- RFSoC, U1
- 8Gb DDR4 SDRAM, U2,U3,U5,U9
- Voltage Regulators, U4,U6,U7
- User Red LEDs, D2...5
- Error/Status Red LEDs, D6...7
- Programmable Glock Generator, U15
- Lattice MachXO2 CPLD, U31
- Dual SPI Flash, U24-U25
- USB2.0 Transceiver, U11
- Pin Header 3x1, J3 (not Soldered)
- Green LED, D1
- Gigabit Ethernet Transceiver, U20
- EEPROM, U23
- B2B
...
- Connectors,
...
- J1
- B2B
...
- Connectors,
...
- J2
Initial Delivery State
Page properties | ||||
---|---|---|---|---|
| ||||
Notes : Only components like EEPROM, QSPI flash can be initialized by default at manufacture. If there is no components which might have initial data ( possible on carrier) you must keep the table empty |
Scroll Title | ||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||
|
...
|
...
|
Configuration Signals
Page properties | ||||
---|---|---|---|---|
| ||||
|
Configuration must be set through CPLD,U31 by setting MODE0...3 signals.
Scroll Title | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||
|
...
|
...
|
...
|
...
|
The reset pin is active low.
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
|
...
anchor | Table_OV_RST |
---|---|
title | Reset process. |
...
Signal
...
RESETN
...
|
Signals, Interfaces and Pins
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Board to Board (B2B) I/Os
FPGA bank number and number of I/O signals connected to the B2B connector:
Scroll Title | |||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||||
|
...
|
...
|
...
JTAG access to the TExxxx SoM through B2B connector JMX.
...
anchor | Table_SIP_JTG |
---|---|
title | JTAG pins connection |
...
JTAG Signal
...
B2B Connector
...
MIO Pins
...
hidden | true |
---|---|
id | Comments |
you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic.
Example:
...
SPI_CS , SPI_DQ0... SPI_DQ3
SPI_SCK
...
anchor | Table_OBP_MIOs |
---|---|
title | MIOs pins |
...
Test Points
...
|
JTAG Interface
JTAG access to the Xilinx UltraScale+ MPSoC is through B2B connector JM1. JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on B2B. When the CPLD_JTAGEN is 0 or off, it provides FPGA access and when it is 1 or ON, it provides CPLD access.
Scroll Title | ||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||
|
MIO Pins
Page properties |
---|
| ||||
you must fill the table below with group of |
...
MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic. Example: |
...
|
...
|
...
|
Scroll Title | ||
---|---|---|
|
...
|
...
|
...
| ||||||||||||||||||
|
...
|
...
|
...
|
Test Points
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Page properties | ||||
---|---|---|---|---|
| ||||
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection |
...
anchor | Table_OBP |
---|---|
title | On board peripherals |
...
Page properties | ||||
---|---|---|---|---|
|
...
Notes :
Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options.
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section. Example:
|
Scroll Title | ||
---|---|---|
|
...
|
...
|
...
| ||||||||||||||||||
|
...
|
...
anchor | Table_OBP_I2C_EEPROM |
---|---|
title | I2C address for EEPROM |
...
LEDs
|
...
anchor | Table_OBP_RTC |
---|---|
title | I2C interface MIOs and pins |
...
anchor | Table_OBP_I2C_RTC |
---|---|
title | I2C Address for RTC |
...
anchor | Table_OBP_EEP |
---|---|
title | I2C EEPROM interface MIOs and pins |
|
On-board Peripherals
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Page properties | ||||
---|---|---|---|---|
| ||||
Notes : In the on-board peripheral table "chip/Interface" must be linked to the corresponding chapter or subsection |
Scroll Title | ||
---|---|---|
|
...
|
...
|
...
| ||||||||||||||||||||
|
...
|
...
|
...
...
hidden | true |
---|---|
id | Comments |
Notes :
...
|
Quad SPI Flash Memory
Page properties | ||||
---|---|---|---|---|
| ||||
Notes : Minimum and Maximum density of quad SPI flash must be mentioned for other assembly options. |
...
The TE0835 is a Dual SPI Flash module equipped with two SPI Flash U24, U25 connecfted to PSMIO FPGA bank 500.
Scroll Title | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
System Controller CPLD
The System Controller CPLD (U31) is provided by Lattice Semiconductor LCMXO2-460HC. The CPLD provides JTAG routing, boot mode, User IOs, LEDs, firmware and power management access. For more information please refer to the TE0835 CPLD page.
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
USB2.0
The TE0835 is equipped with a USB2.0, U11.
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Ethernet
The module TE0835 is equipped with a Gigabit Ethernet Transceiver, U20.
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
EEPROM
The module TE0835 has an EEPROM IC (U23) connected to PSMIO FPGA Bank 501.
Scroll Title | ||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||
|
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
|
LEDs
Scroll Title | |||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||||||||||||||||||||||||||
|
DDR4 SDRAM
Page properties | ||||
---|---|---|---|---|
| ||||
Notes : Minimum and Maximum density of DDR3 SDRAM must be mentioned for other assembly options. (pay attention to supported address length for DDR3) |
The TE0835 SoM has 4x 1 Gigabyte volatile DDR4 SDRAM IC for storing user application code and data.
- Part number: K4A8G165WB
- Supply voltage: 1.2 V
Speed: 2400 Mbps
Temperature: -40 ~ 95 °C
Clock Sources
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||
|
Programmable Clock Generator
There is a Silicon Labs I2C programmable clock generator on-board (U10) in order to generate reference clocks for the module. Programming can be done using I2C via PIN header J3. The I2C Address is 0x69.
The TE???? SoM has ??? GByte volatile DDR3 SDRAM IC for storing user application code and data.
- Part number:
- Supply voltage:
- Speed:
- NOR Flash
- Temperature:
...
Scroll Title | ||
---|---|---|
|
...
|
...
| |||
|
...
CAN Transceiver
...
anchor | Table_OBP_CAN |
---|---|
title | CAN Tranciever interface MIOs |
...
|
...
anchor | Table_OBP_CLK |
---|---|
title | Osillators |
...
Power and Power-On Sequence
Page properties | ||||
---|---|---|---|---|
| ||||
In 'Power and Power-on Sequence' section there are three important digrams which must be drawn:
|
...
Power Supply
Power supply with minimum current capability of 2.5A for system startup is recommended.
Power Consumption
Scroll Title | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||
|
* TBD - To Be Determined
Power Distribution Dependencies
Power Supply
Power supply with minimum current capability of xx A for system startup is recommended.
...
Scroll Title | |
---|---|
|
...
|
...
|
...
| |
|
...
|
Power-On Sequence
* TBD - To Be Determined
...
Scroll Title | ||
---|---|---|
|
...
|
...
| |||||||||||||||||
|
...
|
...
|
...
|
Power
...
Rails
Scroll Title | |
---|---|
|
...
|
...
|
...
| |
|
...
Scroll Only |
---|
Image Removed |
Voltage Monitor Circuit
...
anchor | Figure_PWR_VMC |
---|---|
title | Voltage Monitor Circuit |
Scroll Ignore |
---|
Create DrawIO object here: Attention if you copy from other page, objects are only linked. |
Scroll Only |
---|
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed |
|
Bank Voltages
...
Scroll Title | ||
---|---|---|
|
...
|
...
| |||||||||||||||||||
|
...
|
...
|
JM1 Pin
...
B2B Connector
JM2 Pin
...
B2B Connector
JM3 Pin
...
|
Bank Voltages
...
anchor | Table_PWR_BV |
---|---|
title | Zynq SoC bank voltages. |
...
Bank
...
Voltage
...
Board to Board Connectors
Page properties | ||||
---|---|---|---|---|
| ||||
|
...
? x ? modules use two or three Samtec Micro Tiger Eye Connector on the bottom side.
3 x REF-??????? (compatible to ????????), (?? pins, ?? per row)
|
Include Page | ||||
---|---|---|---|---|
|
...
Technical Specifications
Absolute Maximum Ratings
Scroll Title | |||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||||||
|
...
|
...
|
...
|
...
Recommended Operating Conditions
Operating temperature range depends also on customer design and cooling solution. Please contact us for options.
Scroll Title | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||
|
...
|
Physical Dimensions
Module size: 90 mm × 65 mm. Please download the assembly diagram for exact numbers.
Mating height with standard connectors: 7 mm.
PCB thickness: 1.65 mm.
Page properties | ||||
---|---|---|---|---|
| ||||
In 'Physical Dimension' section, top and bottom view of module must be inserted, information regarding physical dimensions can be obtained through webpage for product in Shop.Trenz, (Download> Documents> Assembly part) for every SoM. For Example: for Module TE0728, Physical Dimension information can be captured by snipping tools from the link below:
|
Scroll Title | |||||
---|---|---|---|---|---|
| |||||
|
...
|
...
|
...
|
Currently Offered Variants
Page properties | ||||
---|---|---|---|---|
| ||||
Set correct link to the shop page overview table of the product on English and German. Example for TE0728: ENG Page: https://shop.trenz-electronic.de/en/Products/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/ DEU Page: https://shop.trenz-electronic.de/de/Produkte/Trenz-Electronic/TE07XX-Zynq-SoC/TE0728-Zynq-SoC/ For Baseboards or modules, where no overview page is available (and revision number is coded in the direct link) use shop search link, e.g. TE0706: ENG Page: https://shop.trenz-electronic.de/en/search?sSearch=TE0706 DEU Page: https://shop.trenz-electronic.de/de/search?sSearch=TE0706 |
Scroll Title | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||
|
Revision History
Hardware Revision History
Page properties | ||||
---|---|---|---|---|
| ||||
Set correct links to download arrier, e.g. TE0706 REV02: TE0706-02 -> https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV02/Documents Note:
|
Scroll Title | ||||||||
---|---|---|---|---|---|---|---|---|
| ||||||||
|
...
|
...
Hardware revision number can be found on the PCB board together with the module model number separated by the dash.
Scroll Title | |||||
---|---|---|---|---|---|
| |||||
|
...
|
...
|
Document Change History
Page properties | ||||
---|---|---|---|---|
| ||||
|
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||
|
...
Page info | ||||||||
---|---|---|---|---|---|---|---|---|
|
...
Page info | ||||||
---|---|---|---|---|---|---|
|
|
...
|
Disclaimer
Include Page | ||||
---|---|---|---|---|
|
Custom_fix_page_content | |||
---|---|---|---|
|