Page History

...

Scroll Title

anchor	Table_OBP
title	On board peripherals

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Chip/Interface	Designator	Notes
SPI Flash	U24, U25
DDR4 SDRAM	U2, U3, U5, U9
CPLD	U31
USB2.0	U11
Gigabit Ethernet	U20
Programmable Clock Generator	U15
EEPROM	U22
Oscillators	U14, U21, U12
LEDs	D0...7

Quad SPI Flash Memory

...

Scroll Title

anchor	Table_OBP_CLK
title	Osillators

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Designator	Description	Frequency
U14, U21	MEMS Oscillator	25MHz
U12	MEMS Oscillator	52MHz
U15	Programmable Clock Generator	Variable

Programmable Clock Generator

There is a Silicon Labs I²C programmable clock generator on-board (U10) in order to generate reference clocks for the module. Programming can be done using I²C via PIN header J3. The I²C Address is 0x69.

Scroll Title

anchor	Table_OBP_PCLK
title	Programmable Clock Generator Inputs and Outputs

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
sortByColumn	1
sortEnabled	false
cellHighlighting	true

U15 Pin	Signal	Connected to	Direction	Note
IN0	IN0_P	Oscillator, U14	Input
IN1	-	N.C	-
IN2	EXT_CLK_IN1	B2B,J2	Input
IN3	-	N.C
nRST	PLL_RSTN	FPGA Bank 65,U1	Input
SCL	MIO32_I2C1_SCL	Pin Header, J3	Input
SDA	MIO33_I2C1_SDA	Pin Header, J3	Input
OUT0...5	CLKA...F	B2B,J2	Output	6x Differential Clocks
OUT6	B128_CLK0	FPGA Bank 128,U1	Output
OUT7	B129_CLK0	FPGA Bank 129,U1	Output
OUT8	CLK8	FPGA Bank 65,U1	Output
OUT9	PSMGT_100MHZ	FPGA Bank 505,U1	Output
OUT9A	CLK0A_100MHZ	B2B, J1	Output

Power and Power-On Sequence

...

Trenz Electronic Documentation

Versions Compared

Old Version 19

New Version 20

Key

Quad SPI Flash Memory

Programmable Clock Generator

Power and Power-On Sequence