Trenz Products |
|---|
EOL of our module series is normally as long as AMD and Intel will offer the FPGA/SoC: Passive components (resistors, capacitors) or components which will not influence the FPGA or HW design can be changed on the modules without notification. We use different manufacturer and best prices, but in any case the characteristics which are specified in the schematics are the same. In case other active components on the module will be not longer available, we will replace with footprint compatible equivalent alternatives or we update the PCB to support a equivalent alternatives variant. In case we change such a component, which can influence the your running design, a new article number together with a PCN will be create to identify such kind of changes. |
One way to find a replacement for your specific variant is to look into the PCNs(product change notification), which show what changes have be applied and what module serves as a replacement. For TE0720 you find the PCNs here. |
Trenz Electronic provides Module series with different assembly options (FPGA size, speed grade, temperature range, DDR size, QSPI size, eMMC size, less components, different stacking height...) |
AMD device information can be requested with the 2D Bare code or Lot code on the device package. This can be done via AMD App: Or over web page: In both cases a AMD login is needed. |
Deviations from the general copyrights, if any, are indicated at the corresponding boards. If not the following applies: Copyright for most board with SoC/FPGA (Modules / Motherboards...):
Copyright for most Carrier:
|
We differentiate between form-factor and series. All boards within a series (e.g. TE0808 or TE720) have the exact same pinout and use the same PCB with the same revision. Accordingly, boards within a series are initially pin compatible. There are a few exceptions where different IO bank voltages can be preselected due to different assembly options (TE0714) or because AMD has introduced different banks for compatible packages (HR vs HP) where the maximum bank voltage differs (TE0715). Boards with the same form-factor have the same B2B layout, i.e. power and control pins are in the same places and it is possible to build carrier boards that are compatible with several series. This is perhaps best illustrated by our own baseboard compatibility list. |
Downloads / Documents |
|---|
You can lookup for file abbreviations on Documents Naming Conventions. |
PCB document is available on our wiki pages and download area. |
PCB Design |
|---|
Cooling solution depends mainly on FPGA design and environment. This must therefore always be considered individually. Trenz Electronic cooling solutions for some modules: AMD documentation:
|
The maximum power consumption of a module manly depends on the design which is running on the FPGA. AMD provide a power estimator excel sheets to calculate power consumption. It's also possible to generate power consumption of the developed design with Vivado. Please also observe the TRM of the Trenz Electronic module and the power management of our corresponding carrier boards. Other related documentation: |
Module pinout files can be generated with our Master Excel Pinout Sheet. You can also use the schematic on our download area. |
Trenz Electronic Modules which are offered in the shop are listed on our shop page grouped by FPGA-Family. Wiki overview of the different product categories are available on Products In our catalogue (updated yearly) there are overviews of most of our modules starting from page ~48 (set double page view in PDF viewer). These contain, not all, but many features. Additionally we have comprehensive list of features of the modules online. |
See AMD Answer Record: AR# 43989 |
Power sequencing of the FPGA/SoC banks and IOs must be still fulfil restrictions from manufacturer data sheet. In most case IOs should be enabled after core voltages are powered on. Some module output voltage can be used to enable carrier power regulator for variable bank powers and connected periphery. See also data-sheet power sequencing of the section of the give device: 7 Series:
U/U+ Series:
U+ RFSoC Versal
Xilinx AR#
Xilinx Forum |
Use in Altium, Design → "Create integrated library" It will recreate all used lib symbols |
These connectors do not self align, so the placement has to be good initially. Connectors should be placed with 50µm accuracy. Not every assembly house can do this. However even with higher tolerances, the connection is normally stable. Furthermore we discussed with Samtec and got following hints:
As we saw the alignment issue with a few customers, we decided to make a sister series of TE0803, TE0807, TE0808 with other connectors. |
Vivado/SDK/SDSoC/PetaLinux |
|---|
Links to AMD Release Notes are available on Vivado/SDK/SDSoC: Xilinx Software-Product Update Release Notes and Known Issues Excerpt from relevant answer records from AMD are available on AMD Answer Record |
Reference Designs will be delivered as scripted project file. Vivado Project files will be generated with these scripts. Windows and Linux (since Vivado 2016.4) start up command files are available to generate the project: Project Delivery QuickStart All other options are described on: Vivado Projects - TE Reference Design |
Trenz Electronic Board Part Files will be delivered with the reference designs on our download area.They ca be installed in different ways.
|
AMD Documentation is available on Xilinx Hompage. Some helpful documentation and Links are available on AMD Development Tools |
We provide PetaLinux template projects instead of BSPs for our modules. This template are included in our reference design in the subfolder (os/petalinux). They are available on our download area. You can lookup for instructions on: PetaLinux KICKstart |
AMD provide a list with supported functionality and devices on: https://docs.amd.com/r/en-US/ug973-vivado-release-notes-install-license/Supported-Devices |
Now Vivado check all Beta Devices, but only Devices with valid license are visible. With Beta Device enable, Vivado need longer startup. Select special beta device is supported too. |
Insufficient external power supply can cause this issue. If power supply is insufficient, module restarts and FPGA content is erased. Vivado did not recognize this. |
Please check following:
|
Check if the Quad Enable (QE) bit in the Configuration Register of the flash is set to 1. If the QE-Bit is set or not depends on the last access to the flash.
|
Altera Software Development and Tools |
|---|
Altera Documentation is available on Altera Hompage. Some helpful documentation and Links are available on Intel Development Tools |
Quartus is available in three editions - Lite, Standard, and Pro. |
License Requirements by Edition The Standard and Pro Editions typically require a paid license, whereas the Lite Edition is free. Licenses are managed through Altera's Self-Service Licensing Center SSLC: https://www.altera.com/SSLC. To test the software, you can issue yourself a free 90-day license via the SSLC under “Sign up for Evaluation or No-Cost Licenses.” If you need it for longer, simply self-issue new evaluation licenses every 90 days. |
Categories