- Created by Thorsten Trenz, last modified by John Hartfiel on 10 07, 2020
You are viewing an old version of this page. View the current version.
Compare with Current View Page History
« Previous Version 34 Next »
Categories
Trenz Products |
---|
EOL of our module series is normally as long as Xilinx and Intel will offer the FPGA/SoC: Passive components (resistors, capacitors) can be changed on the modules without notification. We use different manufacturer and best prices, but in any case the characteristics which are specified in the schematics are the same. In case other active components will be not longer available, we will replace with footprint compatible equivalent alternatives or we update the PCB to support a equivalent alternatives variant. In case we change such a component, we will create also a new article number, so that you can directly see that something was be updated and we write a PCN |
Trenz Electronic provides Module series with different assembly options (FPGA size, speed grade, temperature range, DDR size, QSPI size, eMMC size, less components, different stacking height...) |
Xilinx device information can be requested with the 2D Bare code or Lot code on the device package. This can be done via Xilinx App:
Or over web page: In both cases a Xilinx login is needed. |
Downloads / Documents |
---|
You can lookup for file abbreviations on Documents Naming Conventions. |
PCB document is available on our wiki pages and download area. |
Vivado/SDK/SDSoC/PetaLinux |
---|
Links to Xilinx Release Notes are available on Vivado/SDK/SDSoC: Xilinx Software-Product Update Release Notes and Known Issues |
Reference Designs will be delivered as scripted project file. Vivado Project files will be generated with these scripts. Windows and Linux (since Vivado 2016.4) start up command files are available to generate the project: Project Delivery QuickStart All other options are described on: Vivado Projects - TE Reference Design |
Trenz Electronic Board Part Files will be delivered with the reference designs on our download area.They ca be installed in different ways.
|
Xilinx Documentation is available on Xilinx Hompage. Some helpful documents are listed on Vivado/SDK/SDSoC. |
We provide PetaLinux template projects instead of BSPs for our modules. This template are included in our reference design in the subfolder (os/petalinux). They are available on our download area. You can lookup for instructions on: PetaLinux KICKstart |
Xilinx provide a list with supported functionality and devices on: https://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html |
Now Vivado check all Beta Devices, but only Devices with valid license are visible. With Beta Device enable, Vivado need longer startup. Select special beta device is supported too. See Xilinx Forum: Synthesis Failure for ZCU102 |
Insufficient external power supply can cause this issue. If power supply is insufficient, module restarts and FPGA content is erased. Vivado did not recognize this. |
Please check following:
|
Check if the Quad Enable (QE) bit in the Configuration Register of the flash is set to 1. If the QE-Bit is set or not depends on the last access to the flash.
|
- No labels